Communications: electrical – Continuously variable indicating – With meter reading
Patent
1989-05-09
1991-06-11
Weldon, Ulysses
Communications: electrical
Continuously variable indicating
With meter reading
307465, 34082583, H04Q 100
Patent
active
050236067
ABSTRACT:
A programmable logic device architecture having a matrix of smaller functional units, each of which being a programmable logic array, and a set of fixed conductive lines connected to the functional unit inputs and outputs, the conductive lines forming programmable interconnection matrices. The input pins can be programmably connected to any input of any functional unit, and the outputs of functional units can be programmably connected to any input of any functional unit. Output pins connect directly to outputs of functional units. The interconnection matrices may be a simple array of crossing conductive lines with crossings connected by EPROM, or EEPROM switches.
REFERENCES:
patent: 4034356 (1977-07-01), Howley et al.
patent: 4124899 (1978-11-01), Birkner et al.
patent: 4207556 (1980-06-01), Sugiyama et al.
patent: 4314349 (1982-02-01), Batcher
patent: 4414547 (1983-11-01), Knapp et al.
patent: 4422072 (1983-12-01), Cavlan
patent: 4431928 (1984-02-01), Skokan
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4642487 (1987-02-01), Carter
patent: 4670749 (1987-06-01), Freeman
patent: 4763020 (1988-08-01), Takata et al.
patent: 4847612 (1989-07-01), Kaplinsky
Pardner Wynn, "Designing with Logic Cell Arrays", Electro/87 and Mini/Micro Northeast, Conference Record, vol. 12, 1987, pp. 1-9, see especially pp. 4 and 5.
Ikawa et al., "A One-Day Chip; An Innovative IC Construction Approach . . . ", IEEE Journal of Solid-State Circuits, vol. SC-21, No. 2, Apr. 1986, pp. 223-227.
"Technology to Watch: Programmable Logic Devices", Electronics, Sep. 17, 1987, pp. 65-72.
P. Robinson, "Overview of Programmable Hardware", BYTE, Jan. 1987, pp. 197-203.
V. Coli, "Introduction to Programmable Array Logic", BYTE, Jan. 1987, pp. 207-219.
Plus Logic, Inc.
Weldon Ulysses
LandOfFree
Programmable logic device with ganged output pins does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic device with ganged output pins, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device with ganged output pins will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-785485