Programmable logic device with array blocks with programmable cl

Details Programmable logic device with array blocks with programmable cl Programmable logic device with array blocks with programmable cl

1989-09-14

1990-03-27

Hudspeth, David

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307468, 307481, H03K 19177

Patent

active

049123424

ABSTRACT:
A programmable logic device having a relatively small number of programmable product terms ("P-terms") feeding each fixed combinatorial logic device, and additional "expander" programmable P-terms which do not directly feed a fixed device. Relatively simple logic functions can be performed by suitably programming the P-terms feeding the fixed devices. More complex logic functions can be performed by suitably programming the required number of expander P-terms, and then combining the outputs of those P-terms by means of another P-term. In addition, a programmable interconnect array is provided to allow certain inputs to the device to be applied to any programmable portion of the device, and also to allow the outputs of at least one of the fixed devices to be also applied to any programmable portion of the device.

REFERENCES:
patent: 3566153 (1971-02-01), Spencer
patent: 4124899 (1978-11-01), Birkner et al.
patent: 4269562 (1981-05-01), Burgess
patent: 4494021 (1985-01-01), Bell et al.
patent: 4525641 (1985-06-01), Cruz et al.
patent: 4554640 (1985-11-01), Wong et al.
patent: 4609986 (1986-09-01), Hartmannn et al.
patent: 4611133 (1986-09-01), Peterson et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4644191 (1987-02-01), Fisher et al.
patent: 4677318 (1987-06-01), Veenstra
patent: 4687959 (1987-08-01), Eitrheim et al.
patent: 4689654 (1987-08-01), Brockmann
patent: 4697105 (1987-09-01), Moy
patent: 4703206 (1987-10-01), Cavlan
patent: 4713792 (1987-12-01), Hartmann et al.
patent: 4740721 (1988-04-01), Chung et al.
patent: 4758746 (1988-07-01), Birkner et al.
patent: 4764691 (1988-08-01), Jochem
patent: 4812685 (1984-03-01), Amceau
J. C. Leininger, "Universal Logic Module," IBM Technical Disclosure Bulletin, vol. 13, No. 5, pp. 1294-1295, Oct. 1970.
E. Goetting et al., "A CMOS Electrically-Reprogrammable ASIC with Multi-Level Random Logic Capabilities," 1986 IEEE International Solid-State Circuits Conference, pp. 244-245 and 359-360, 1986.
R. R. Munoz et al., "Automatic Partitioning of Programmable Logic Devices," VLSI Systems Design, Oct. 1987, pp. 74-76, 78, and 86.

Affiliated with

Also associated with

Rating

Programmable logic device with array blocks with programmable cl does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic device with array blocks with programmable cl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device with array blocks with programmable cl will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1652908