Programmable logic device macrocell with an exclusive feedback l

Details Programmable logic device macrocell with an exclusive feedback l Programmable logic device macrocell with an exclusive feedback l

1993-12-13

1994-07-19

Westin, Edward P.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

3074651, H03K 19173

Patent

active

053312279

ABSTRACT:
A programmable logic device (PLD) output macrocell circuit is disclosed. Specifically, there is a macrocell having an exclusive logic signal feedback line and an exclusive external input signal line both feeding into the input of the PLD.

REFERENCES:
patent: 3287702 (1966-11-01), Borck, Jr. et al.
patent: 3287703 (1966-11-01), Slotnick
patent: 3296426 (1967-01-01), Bau
patent: 3313926 (1967-04-01), Minnick
patent: 3423646 (1969-01-01), Cubert et al.
patent: 3462742 (1969-08-01), Miller et al.
patent: 3473160 (1969-10-01), Wahestrom
patent: 3514543 (1970-11-01), Crawford et al.
patent: 3535498 (1970-10-01), Smith, Jr.
patent: 3566153 (1971-02-01), Spencer, Jr.
patent: 3602733 (1971-08-01), Aoki
patent: 3702985 (1972-11-01), Probsting
patent: 3737866 (1973-06-01), Gruner
patent: 3742292 (1973-02-01), Price
patent: 3757306 (1973-09-01), Boone
patent: 3769525 (1973-10-01), Foss et al.
patent: 3774171 (1973-11-01), Regetz
patent: 3795901 (1974-03-01), Boehm et al.
patent: 3798606 (1974-03-01), Henle et al.
patent: 3803587 (1974-04-01), Mead
patent: 3816725 (1974-06-01), Greir
patent: 3818252 (1974-06-01), Chuba et al.
patent: 3818452 (1974-06-01), Greer
patent: 3832489 (1974-08-01), Krushna
patent: 3849638 (1974-11-01), Greer
patent: 3906255 (1975-09-01), Mensch, Jr.
J. E. Elliott, et al., "Away Logic Processing", IBM, Tech. Disclosure Bulletin, vol. 18, No. 21, Jul. 1973, pp. 219 & 220.
H. Fleisher, et al., "Reconfigurable Machine", IBM Tech. Disclosure Bulletin, vol. 16, No. 10 Mar. 1974, pp. 221, 222 & 223.
H. Flersher et al., "An Introduction to Array Logic", IBM J. Research & Development, Mar. 1975 pp. 98-104.
Jones, "Array Logic Macros", IBM J. Research and Development Mar. 1975 pp. 120-126.
Andres, "MOS Programmable Logic Arrays", A Tevga Instrument Application Report Oct. 1970, pp. 1-13.
Barns et al., Integrated Circuits in Digital Electronics John Wiley & Sons 1973, pp. 412-419 and 84-91 and FIGS. 11-34.
Wood "High-Speed Dynamic Programmable Logic Array Chip", IBM J. Res. Develop. Jul. 1975, pp. 379-381.
Bousel, "Memory on a Chip: a step toward large scale Integration", Electronics, Feb. 6, 1967 pp. 93-97.
Wilkes, et al., "The design of the control unit of an Electronic Digital Computer", The Institution of Electrical Engineers, Jun. 1957, pp. 121-128.
Mrazek, "PLAs Replace ROMs for Logic Designs", Electronic Design Oct. 25, 1973 pp. 66-70.
Howley et al., "Programmable Logic Array Decoding Technique", IBM Tech. Disclosure Bulletin, vol. 17 No. 10 Mar. 1975 p. 2988.
Hemel, "The PLA: a different load of ROM", Electronic Design, Jan. 5, 1976 pp. 78-84.
Kidder, The Soul of a New Machine, 1982 pp. 118-128 and 268-269.
National Semiconductor Inc. "Data Update MOS", Aug. 1972, pp. 86 and 87.
Blakeslee, Digital Design with Standard MSI and LSI, John Wiley and Sons, 1975, pp. 67-77, 94-99, and 104-105.
PAL Handbook, Monolithic Memones, Inc. 1978.
Hutton et al., "A Simplified Summation Array for Cellular Logic Modules", IEEE Trans. on Computers, Feb. 1974 pp. 203-206.
Programmable Logic--A Basic Guide for the Designer, Data I/O Corp. 1983-pp. 20-25.
The TTL Data Book For Design Engineers, Texas Instruments Inc., 1973, pp. 295, 303, 473, 458 and 480.
Monolethic Memones Inc. Form 10-K, Oct. 3, 1982 Annual Report Pursuant to Section 13 or 15 (2) of the Securities Exchange Act of 1934.
"The Role of Software in the growth of PLDs", The Technology Research Group Letter, vol. 1 No. 13, Nov. 1985 p. 3.
Teil et al.,"A Logic Minimizer for KLSI PLA Design"ACM IEEE Ninteenth Design Automation Conf. Proceedings, Jun. 82, pp. 156-162.
Marrin, "Programmable Logic Devices Gain Software Support", EDN Feb. 9, 1984, pp. 67-74.
Monolithic Memones Annual Report 1981, Letter to Shareholders p. 2.
"Semicustom IC Update, Field Programmable Logic Services", Visa from the Valley, Hambrecht & Grist Inc. vol. 3 No. 1, Mar. 1986, pp. 4-7.
Philps Institutional Research Report on Monolithic Memones, Inc. A publication of Woodman, Kirkpatrick & Gilbrath Aug. 30, 1984.
Wood, "High-Speed Dynamic Programmable Logic Array Chip", IBM J. Res. Develop. Jul. 1975, pp. 379-381.
Cavlan et al., "Field PLAS Simplify Logic Designs", reprinted from Electronic Design, Sep. 1, 1975.
Signetics, Bipolar and MOS Memory Data Manual Signetics Inc. pp. 156-165 Jan. 1979.
Dorman "PLSA on MPs at times they compete at time they cooperate", Electronic Design, 18 Sep. 1, 1976, pp. 24-30.
Eliot et al., "Array Logic Processing", IBM Tech. Disclosure Bulletin, vol. 16, No. 2 Jul. 1973 pp. 586-587.
Mac World, The Macintoch Magazine, May-Jun. 1984.
Use of Laser mechanism in printers breaks Price and Maintenance Barriers, Jan. 15, 1985 p. 277.

Affiliated with

Also associated with

Rating

Programmable logic device macrocell with an exclusive feedback l does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic device macrocell with an exclusive feedback l, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device macrocell with an exclusive feedback l will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-522238