Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1993-04-07
1994-09-20
Westin, Edward P.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
380 4, 365185, 34082583, H04L 900, H03K 19177
Patent
active
053492498
ABSTRACT:
More than one security bit is used in a block of a PLD chip. The internal configuration and other information is left unprotected when all the security bits are in the erased state, and is protected by programming one or all the security bits. The security bits are located physically in proximity to the areas containing configuration and any other user-defined data, both so that they are difficult to discover and so that the erasure of all security bits in a EPROM-based PLD would cause a large number of adjacent user-defined bits to be erased as well, hence making it very difficult to extract useful information from a protected device by reverse engineering. Situating security bits in a different, pseudorandom location within each block of the chip makes them difficult to find and so further inhibits reverse engineering.
REFERENCES:
patent: 4698617 (1987-10-01), Bauer
patent: 5099516 (1992-03-01), Durkin et al.
patent: 5175840 (1992-12-01), Sawase et al.
patent: 5191608 (1993-03-01), Geronimi
patent: 5224166 (1993-06-01), Hartman, Jr.
Barker Robert W.
Chiang David
Ho Thomas Y.
Ku Wei-Yi
Simmons George H.
Driscoll Benjamin D.
Klivans Norman R.
Westin Edward P.
Xilinx , Inc.
Young Edel M.
LandOfFree
Programmable logic device having security elements located among does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic device having security elements located among, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device having security elements located among will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2430177