Multiplex communications – Channel assignment techniques – Details of circuit or interface for connecting user to the...
Reexamination Certificate
2006-11-28
2006-11-28
Pham, Chi (Department: 2616)
Multiplex communications
Channel assignment techniques
Details of circuit or interface for connecting user to the...
C716S030000
Reexamination Certificate
active
07142557
ABSTRACT:
Method and apparatus for a wireless local area network programmable logic device is described. More particularly, a field programmable gate array (FPGA) is coupled to memory having programming instructions for configuring the FPGA with a medium access layer selected from more than one type of medium access layers. A physical layer is hardwired or embedded on the FPGA, or a separate integrated circuit for the physical layer is used. Additionally, the memory comprises programming instructions for a baseband controller, and may include programming instructions for a baseband processor, for configuring the FPGA in accordance therewith. In this manner, a single physical layer may be used with an FPGA to provide a multi-platform application specific standard product (ASSP). This is especially advantageous for providing multi-platform devices for use in countries or applications where one or more standards may be employed.
REFERENCES:
patent: 5588121 (1996-12-01), Reddin et al.
patent: 5636140 (1997-06-01), Lee et al.
patent: 6212190 (2001-04-01), Mulligan
patent: 6408347 (2002-06-01), Smith et al.
patent: 6480477 (2002-11-01), Treadaway et al.
patent: 6526264 (2003-02-01), Sugar et al.
patent: 6795881 (2004-09-01), Bachrach
patent: 6847654 (2005-01-01), Zegelin
patent: 2001/0010689 (2001-08-01), Awater et al.
patent: 2002/0034189 (2002-03-01), Haddock et al.
patent: 2002/0094087 (2002-07-01), Dellmo et al.
patent: 2002/0101848 (2002-08-01), Lee et al.
patent: 2003/0163298 (2003-08-01), Odom et al.
Carl Carmichael et al.; XAPP216 (v1.0); “Correcting Single-Event Upsets Through Virtex Partial Configuration”; Jun. 1, 2000; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 1-12.
U.S. Appl. No. 09/915,707, filed Jul. 25, 2001, Dhir et al.
U.S. Appl. No. 10/007,842, filed Dec. 3, 2001, Dhir et al.
Dhir Amit
Rangasayee Krishna
Kanzaki Kim
Pham Chi
Tran Thien D.
Webostad W. Eric
Xilinx , Inc.
LandOfFree
Programmable logic device for wireless local area network does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic device for wireless local area network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device for wireless local area network will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3627677