Programmable logic device adapted to enter a low-power mode

Details Programmable logic device adapted to enter a low-power mode Programmable logic device adapted to enter a low-power mode

2011-02-08

2011-02-08

Doan, Nghia M (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Integrated circuit design processing

Physical design processing

C716S116000, C716S117000, C716S120000, C716S121000, C716S126000, C716S127000, C326S037000, C326S038000, C326S039000, C365S226000, C365S227000, C365S228000, C365S229000

Reexamination Certificate

active

07886261

ABSTRACT:
A programmable logic integrated circuit device adapted to enter a low-power mode is described. The integrated circuit device includes a programmable logic block, a first low-power mode control circuit programmed into a portion of the programmable logic block, a second low-power mode control circuit, and a low-power enable input coupled to the first low-power mode control circuit and the second low-power mode control circuit. This arrangement allows the programmable logic integrated circuit device to transition into and out of low-power mode in response to a single signal from system control logic, so that the system control logic can be designed without detailed understanding of the inner workings of the programmable logic integrated circuit device or its programmed design.

REFERENCES:
patent: 5430641 (1995-07-01), Kates
patent: 5751164 (1998-05-01), Sharpe-Geisler et al.
patent: 6094063 (2000-07-01), St. Pierre, Jr.
patent: 6154047 (2000-11-01), Taguchi
patent: 6566906 (2003-05-01), Hwang et al.
patent: 6637017 (2003-10-01), Brophy
patent: 6653860 (2003-11-01), Agrawal et al.
patent: 6864708 (2005-03-01), Takahashi et al.
patent: 7142009 (2006-11-01), Watt et al.
patent: 7305259 (2007-12-01), Malone et al.
patent: 7389485 (2008-06-01), Rahut et al.
patent: 7498835 (2009-03-01), Rahman et al.
patent: 7616025 (2009-11-01), Irving et al.
Final Office Action dated May 29, 2009 in copending U.S. Appl. No. 11/928,428, filed Oct. 30, 2007 entitled “Programmable Logic Device Adapted to Enter a Low-Power Mode”, 9 pages.
Office Action dated Oct. 28, 2008 in copending U.S. Appl. No. 11/838,827, filed Aug. 14, 2007 entitled “Programmable Logic Device Adapted to Enter a Low-Power Mode,” 13 pages.
Office Action dated May 13, 2009 in copending U.S. Appl. No. 11/838,827, filed Aug. 14, 2007 entitled “Programmable Logic Device Adapted to Enter a Low-Power Mode”, 14 pages.
Examiner is notified of office communication (Mail date Oct. 28, 2008) associated with co-pending U.S. Appl. No. 11/838,827 entitled “Programmable Logic Device Adapted to enter a Low-Power Mode” filed Aug. 14, 2007 in which the above identified US Patents are cited.
Office Action dated Oct. 15, 2009 in co-pending U.S. Appl. No. 11/838,827, filed Aug. 14, 2007 entitled “Programmable Logic Device Adapted to Enter a Low-Powered Mode,” 14 pages.
Examiner is notified of office communication (Mail date Nov. 26, 2008) associated with co-pending U.S. Appl. No. 11/928,428 entitled “Programmable Logic Device Adapted to enter a Low-Power Mode” filed Oct. 30, 2007 in which the above identified US Patents are cited.
Spartan-3 Generation FPGA User Guide:http://direct.xilinx.com/bvdocs/userguides/ug331.pdf, Xilinx, Inc., Apr. 2, 2007, pp. 1, 481-500, San Jose, CA, USA.
CoolRunnerII Family Datasheet, http://direct.xilinx.com/bvdocs/publications/ds090.pdf, Xilinx, Inc., Mar. 8, 2007, pp. 1, 7-8, San Jose, CA, USA.
“Cyclone III FPGAs—Optimized for Low Power,” http://www.altera.com/products/devices/cyclone3/overview/power/cy3-power.html#silicon—optimizations, Altera Corporation, circa Mar. 19, 2007, 3 pages, San Jose, CA, USA.
“Delivering the World's First Low-Cost 65-nm FPGAs,” http://www.altera.com/products/devices/cyclone3/overview/power/cy3-65nm-lowpower.html, Altera Corporation, circa Mar. 19, 2007, 3 pages, San Jose, CA, USA.
“MachXO Crossover Programmable Logic Devices,” http://www.latticesemi.com/products/cpldspld/machxo/index.cfm?jsessionid=ba3026ce5f731$C5$F2$, Lattice Semiconductor Corporation, circa Jul. 18, 2005, 3 pages.
“Sleep Mode Reduces Standby Power to <100μA,” http://www.latticesemi.com/products/cpldspld/machxo/sleepmodereducesstbypower.cfm, Lattice Semiconductor Corporation, circa Jul. 18, 2005, 1 page.
“ArcticLink Solution Platform Product Brief,” http://www.quicklogic.com/images/QL-ALPB-1.pdf, QuickLogic, Corporation, Feb. 2007, pp. 1, 3, Sunnyvale, CA, USA.
“PolarPro Family Datasheet,” http://www.quicklogic.com/images/polarpro—family—DS.pdf, QuickLogic Corporation, original version Feb. 2005, latest version Aug. 2007, pp. 1,35-36, 63, Sunnyvale, CA, USA.
“Minimizing Energy Consumption with Very Low Power Mode in PolarPro FPGAs,” QuickLogic® Application Note 88, http://www.quicklogic.com/images/appnote88.pdf, QuickLogic Corporation, Aug. 2006, pp. 1-2, 6, Sunnyvale, CA, USA.
Copending U.S. Appl. No. 11/928,428, filed Oct. 30, 2007 entitled Programmable Logic Device Adapted to Enter a Low-Power Mode.
Notice of Allowance dated Jul. 17, 2009 in co-pending U.S. Appl. No. 11/928,428, filed Oct. 30, 2007 entitled “Programmable Logic Device Adapted to Enter a Low-Power Mode”, 17 pages.

Affiliated with

Also associated with

Rating

Programmable logic device adapted to enter a low-power mode does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic device adapted to enter a low-power mode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device adapted to enter a low-power mode will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2629164