Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1990-11-20
1992-03-31
Hudspeth, David
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307443, 307468, 307481, 307594, H03R 19177
Patent
active
051011220
ABSTRACT:
A programmable logic device includes AND-plane and OR-plane. The AND-plane includes first input signal lines (B1, B1, B2, B2) having input signals transmitted, product term lines (A1-A4), a first precharge circuit (3b), a clock generator (15) for generating a first clock signal, and a dummy circuit (7b) having dummy output lines which have the precharge finished in response to the first clock signal and the discharge made at a speed less than the slowest discharge speed of the product term lines. The OR-plane includes second input signal lines (AB1-AB4), sum term lines (01-04), dummy input lines (ADB1, ADB2) to be charged at a speed less than the lowest charge speed of the second input signal lines, and second precharge circuit (5b). The programmable logic device further includes a second clock generator (8c; 8d; 8e) for generating a second clock signal and circuitry (16) for generating a third clock signal in response to the external clock, and circuitry (L1-L4) for latching the signal potential on the sum term lines so as to derive the output signals. The respective two sum lines are arranged in a pair, and one discharge signal line (CD1-CD4) is provided to the pair.
REFERENCES:
patent: 4611133 (1986-09-01), Peterson et al.
patent: 4697105 (1987-09-01), Moy
patent: 4760290 (1988-07-01), Martinez
patent: 4959646 (1990-09-01), Podkawa et al.
patent: 4990801 (1991-02-01), Caesar et al.
Kluga, "Clocked PLA with Dummy Circuit Forming Clock Pulse for Inter-Array Driver with Worst-Case Delay", IBM T.D.B., vol. 24, No. 6, Nov. 1981, p. 3103 (307/465).
"Principles of CMOS VLSI Design: A System Perspective", by Weste et al., p. 322, 1985.
Tietze; Schenk: Halbleiter-Schaltungstechnik, 6th Edition, Springer-Verlag, Berlin 1983, pp. 276-277.
Elektronic, Issue No. 23, 1982, pp. 1-24.
Hudspeth David
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Programmable logic device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2261517