Programmable logic datapath that may be used in a field programm

Details Programmable logic datapath that may be used in a field programm Programmable logic datapath that may be used in a field programm

1997-06-13

1999-12-21

Donaghue, Larry D.

Electrical computers and digital processing systems: processing

Processing architecture

Microprocessor or multichip or multimodule processor having...

712 37, 712229, G06F 1500

Patent

active

060063211

ABSTRACT:
A method and apparatus for providing a programmable logic datapath that may be used in a field programmable device. According to one aspect of the invention, a programmable logic datapath is provided that includes a plurality of logic elements to perform various (Boolean) logic operations. The programmable logic datapath further includes circuitry to selectively route and select operand bits between the plurality of logic elements (operand bits is used hereinafter to refer to input bits, logic operation result bits, etc., that may be generated within the logic datapath). In one embodiment, by providing control bits concurrently with operand bits to routing and selection (e.g., multiplexing) circuitry, the programmable logic datapath of the invention can provide dynamic programmability to perform a number of logic operations on inputs of various lengths on a cycle-by-cycle basis.

REFERENCES:
patent: 3980992 (1976-09-01), Levy et al.
patent: 4558411 (1985-12-01), Faber et al.
patent: 4791602 (1988-12-01), Resnick
patent: 4791603 (1988-12-01), Henry
patent: 4821183 (1989-04-01), Hauris
patent: 4823286 (1989-04-01), Lumelsky et al.
patent: 4992680 (1991-02-01), Benedetti et al.
patent: 5055712 (1991-10-01), Hawley et al.
patent: 5175862 (1992-12-01), Phelps et al.
patent: 5185706 (1993-02-01), Agrawal et al.
patent: 5220213 (1993-06-01), Chan et al.
patent: 5231588 (1993-07-01), Agrawal et al.
patent: 5321845 (1994-06-01), Sawase et al.
patent: 5619668 (1997-04-01), Zaidi
Ghosh et al, Architectural Synthesis of Performance-Drive Multipliers with Accumulator Interleaving, ACM, pp. 303-304, 1993.
Andre DeHon, Transit Note #118 Notes on Coupling Processors with Reconfigurable Logic, MIT, all pages, Mar. 1995.
Andre DeHon, Reconfigurable Architectures for General-Purpose Computing, MIT, chapters 1 and 10-12, Oct. 1996.
International Search Report, Int'l Appln PCT/US98/11889, mailed Oct. 23, 1998, 5 pgs.
C.S. Wallace, "A Suggestion for a Fast Multiplier," IEEE Transactions on Electronic Computers, Feb. 1964, pp. 14-17.
Charles R. Baugh and Bruce A. Wooley, "A Two's Complement Parallel Array Multiplication Algorithm," IEEE Transactions on Computers, vol. C-22, No. 12, Dec. 19973, pp. 1045-1047.
Earl E. Swartzlander, Jr. "Merged Arithmetic," IEEE Transactions on Computers, vol. C-5, No. 10, Oct. 1980, pp. 946-950.
Michael Bolotski, Andre DeHon, and Thomas F. Knight, Jr., Transit Note #95 Unifying FPGAs and SIMD Arrays, MIT Transit Project, Sep. 1993, 14 pages.
Debabrata Ghosh, et al., "Architecture Synthesis of Performance-Driven Multipliers with Accumulator Interleaving," 30th ACM/IEEE Design Automation Conference, (1993) pp. 303-307.

Affiliated with

Also associated with

Rating

Programmable logic datapath that may be used in a field programm does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic datapath that may be used in a field programm, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic datapath that may be used in a field programm will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-516856