Boots – shoes – and leggings
Patent
1992-03-04
1992-10-06
Smith, Jerry
Boots, shoes, and leggings
G06F 926
Patent
active
051538229
ABSTRACT:
A programmable logic circuit includes a memory sector and other logic elements which are laid peripherally, wherein the memory sector is prestored with possible input data and output data which are derived by fuzzy reasoning. In application, observed data on an objective entity outside is first treated by a logic element to convert the data to digital form and then input as an address in the memory sector wherein the input observed data is converted by fuzzy logic to an operative data, which is sent to downstream to subsequent circuit elements to control a device. The illustrated embodiment is for an air-conditioning system wherein introduction of a memory sector having fuzzy logic based data will prevent erroneous actions in the downstrem devices which are caused by erroneously input data, in the process of processing data by a conventional programmable logic circuit.
REFERENCES:
patent: 4393469 (1983-07-01), Boute
patent: 4415818 (1983-11-01), Ogawa et al.
patent: 4628435 (1986-12-01), Toshiro et al.
patent: 4700326 (1987-10-01), Florine
patent: 4744022 (1988-05-01), Kumar et al.
patent: 4963768 (1990-10-01), Agrawal et al.
H. R. van Nauta Lemke and Wang De-Zhao, "Fuzzy PID Supervisor", 1985 from 24th IEEE Conference on Decision and Control, vol. 1, pp. 602-608.
Arikawa Haruhiko
Yubazaki Naoyoshi
Muir Patrick D.
Mycom Kabushiki Kaisha
Smith Jerry
LandOfFree
Programmable logic circuit with delayed input and feeback does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic circuit with delayed input and feeback, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic circuit with delayed input and feeback will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1195326