Communications: electrical – Continuously variable indicating – With meter reading
Patent
1986-11-07
1990-04-17
Griffin, Robert L.
Communications: electrical
Continuously variable indicating
With meter reading
31082579, 307465, H04Q 116, G06F 738
Patent
active
049184407
ABSTRACT:
Programmable logic cells, and arrays of those cells, having certain characteristics, including: (1) the ability to program each cell to act either as a logic element or as a logical identity element(s) between one or more inputs and one or more outputs; (2) the ability to rotate circuits by 90.degree. and to reflect circuits about horizontal and vertical axes; (3) an integrated logic and communication structure which emphasizes strictly local communications; (4) a minimal complexity of logic functions available at the cell level, making available a very fine-grained logic structure; and (5) suitability for implementation of both synchronous and asynchronous logic, including speed-independent circuits. Cells are arranged in a grid, with each cell communicating with its north, east, west and south neighbors. The cells are programmable to several states. Using a graphics-based programming environment, the user may construct systems at a pictorial block diagram level, rather than having to be concerned about the detailed implementation of the internal structure of each block. Blocks may be rotated and they may be reflected about horizontal and vertical axes, to place their input and output connections on different sides and positions without altering the internal electrical operation of the blocks.
REFERENCES:
patent: Re31287 (1983-06-01), Patil
patent: 3400379 (1968-09-01), Harman
patent: 3446990 (1969-05-01), Goldberg
patent: 3818252 (1974-06-01), Chiba et al.
patent: 3818452 (1974-06-01), Greer
patent: 4034356 (1975-12-01), Howley et al.
patent: 4068214 (1978-01-01), Patil
patent: 4161662 (1979-07-01), Malcolm et al.
patent: 4240094 (1980-12-01), Mader
patent: 4293783 (1981-10-01), Patil
patent: 4331950 (1982-05-01), Barabas
patent: 4336601 (1982-06-01), Tanaka
patent: 4414547 (1983-11-01), Knapp et al.
patent: 4422072 (1983-12-01), Cavlan
patent: 4451895 (1984-05-01), Sliwkowski
patent: 4467439 (1984-08-01), Rhodes
patent: 4600846 (1986-07-01), Burrows
patent: 4611236 (1986-09-01), Sato
patent: 4642487 (1987-02-01), Carter
patent: 4700187 (1987-10-01), Furtek
S. Patil and T. Welch, "A Programmable Logic Approach for VLSI", IEEE Trans. on Computers, vol. C-28, No. 9, Sep. 1979, pp. 594-601.
Xilinx and Hamilton/Avnet Present Logic Cell Array.TM.: The User Programmable Gate Arrays, Xilinx, Inc.
L. Snyder, "Introduction to the Configurable, Highly Parallel Computer", IEEE Computer, Jan. 1982, pp. 47-55.
S. Patil, "A Micro-Modular Implementation of the Control Modules of Basic Macro-modular Circuits", M.I.T. Comp. Str. Group Memo 43, Oct. 1969.
M. Stucki, "Synthesis of Level Sequential Circuits", Computer Systems Lab, Washington University, (date not available).
J. Dennis and S. Patil, "Speed Independent Asynchronous Circuits", M.I.T. Comput. Str. Group Memo No. 54, Jan. 1971.
S. Patil and J. Dennis, "The Description and Realization of Digital Systems", M.I.T. Comput. Str. Group Memo No. 71, Oct. 1972.
S. Patil, "Circuit Implementation of Petri Nets", M.I.T. Comput. Str. Group Memo No. 73, Dec. 1972. J
J. Jump, "Asynchronous Control Arrays", IEEE Trans. on Computers, vol. C-23, No. 10, Oct. 1974, pp. 1020-1029.
S. Patil, "Cellular Arrays for Asynchronous Control", M.I.T. Comput. Str. Group Memo No. 122, Apr. 1975.
D. Misunas, "Petri Nets and Speed Independent Design", Comm. of the ACM, vol. 16, No. 8, Aug. 1973, pp. 474-481.
T. Agerwala, "Putting Petri Nets to Work", IEEE Computer, Dec. 1979, pp. 85-94.
C. Seitz, "Concurrent VLSI Architectures", IEEE Trans. on Computers, vol. C-33, No. 12, Dec. 1984 at pp. 1247-1265.
L. Snyder, "Parallel Programming and the Poker Programming Environment", IEEE Computer, Jul. 1984, pp. 27-33.
"Storage/Logic Arrays Finally Get Practical", Electronics, Jan. 20, 1986, at pp. 29-33.
P. Israelson et al., "Comparison of the Path Programmable Logic Design Methodology . . . ", Proc. IEEE Int'l. Conf. on Computer Design, Oct. 10, 1985, pp. 73-76.
"Logic Designers Toss Out the Clock", Electronics, Dec. 9, 1985, pp. 42-45.
R. Collett, "Programmable Logic Soars Into New Dimensions", Digital Design, Apr. 1985, pp. 42-54.
D. Wills, "Ultra-Fine Grain Processing Architectures", M.I.T. VLSI Memo No. 85-245, May, 1985.
E. Pacas-Skewes, "A Design Methodology for Digital Systems Using Petri Nets", PhD Diss., U. of Texas at Austin, 1979.
Kukreja et al.: "Combinational and Sequential Cellular Structures", IEEE Transactions on Computers, V.C-22, No. 9, 9/83, pp. 813-823.
F. B. Manning: "An Approach to Highly Integrated, Computer-Maintained Cellular Arrays", IEEE Transactions on Computers, vol. C-26, No. 6, 6/77, pp. 536-552.
Krug et al.: "Abaenderbare Gatter-Anordnungen", Elektronik, vol. 35, No. 22, 10/86, pp. 170-171, 174-176.
P. King: "Subcircuits on Linear Arrays-A New Array Topology", IEEE Proceedings of the IEEE 1985 Custom Integrated Circuits Conference, 5/85, pp. 470-474.
R. F. Hartmann: "CMOS Erasable Programmable Logic Devices TTL Replacement Made Easy", Electro and Mini-Micro Northeast Conference Record, 4/85, pp. 1-9.
Karatsu et al.: "An Integrated Design Automation System for VLSI Circuits", IEEE Design & Test of Computers, vol. 2, No. 5, 10/85, pp. 17-26.
Griffin Robert L.
Smith Ralph E.
LandOfFree
Programmable logic cell and array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic cell and array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic cell and array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1055597