Programmable logic array using internally generated dynamic logi

Details Programmable logic array using internally generated dynamic logi Programmable logic array using internally generated dynamic logi

1989-08-30

1991-06-25

Lee, Thomas C.

Boots, shoes, and leggings

3649481, 364949, 3649494, 36496577, 364716, 34082583, 307465, G06F 900, H03K 1920

Patent

active

050273159

ABSTRACT:
The present invention provides an output logic macrocell for controlling configuration of an output for an integrated circuit wich provides a logic signal including a register responsive to a clock signal for latching the logic signal to provide a registered signal. An output selector receives both the logic signal and the registered signal and selects responsive to an output select signal, either the logic signal or the registered signal. A feedback path provides a feedback signal as data which is selected by a feedback selector responsive to a feedback select signal for selecting the logic signal or the registered signal as the feedback signal. Further, a clock signal enable circuit, responsive to a clock enable signal, enables or disables the clock signal to clock the register. Accordingly, the register, the output selector, the feedback path, and the clock enable circuit are all dynamically controllable by respective control signals.

REFERENCES:
patent: 4124899 (1978-11-01), Birkner et al.
patent: 4422072 (1983-12-01), Cavlan
patent: 4504749 (1985-03-01), Yoshida
patent: 4525714 (1985-06-01), Still et al.
patent: 4540903 (1985-09-01), Cooke et al.
patent: 4567571 (1986-01-01), Moffett
patent: 4584686 (1986-04-01), Fritze
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4625311 (1986-11-01), Fitzpatrick et al.
patent: 4684830 (1987-08-01), Tsui et al.
patent: 4717912 (1988-01-01), Harvey et al.
patent: 4870302 (1989-09-01), Freeman
The PAL20RA10 Story-the Customization of a Standard Product, Mark A. Baker and Vincent J. Coli, IEEE MICRO, Oct. 1986.
MMI News Release: "Monolithic Memories' Newest PAL Device Offers Unparalled Design Flexibility", Jul. 19, 1984.
New Product Profile: "PA120RA10 Registered Asynchronous Programmable Array Logic", No. 077, Jun. 1984, Monolithic Memories.
"Programmable Array Logic Devices", Monolithic Memories, PAL20RA10.
AN-131 Application Note, "New PAL Architecture Providers Synchronous and Asynchronous Features in a Single Package", Monolithic Memories.

Affiliated with

Also associated with

Rating

Programmable logic array using internally generated dynamic logi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic array using internally generated dynamic logi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic array using internally generated dynamic logi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1045657