Programmable logic array interconnection matrix

Details Programmable logic array interconnection matrix Programmable logic array interconnection matrix

1981-12-14

1984-02-21

Yusko, Donald J.

Communications: electrical

Continuously variable indicating

With meter reading

307465, 364716, H04Q 900, H03K 1920

Patent

active

044333315

ABSTRACT:
An interconnection matrix is disclosed for connecting inputs and outputs of logic circuit of a programmable logic array (PLA). The interconnection matrix consists of row conductors each connected to an input of a logic circuit and segments of column conductors each connected to an output of a logic circuit. By limiting the interconnection capability of each column conductor several column conductors each electrically isolated from each other can share the same column of the interconnection matrix. The resulting PLA can perform various logic functions using an interconnection matrix which does not grow geometrically with an increase in the number of logic circuits.

REFERENCES:
patent: 3816725 (1974-06-01), Greer
patent: 3936812 (1976-02-01), Cox et al.
patent: 3987287 (1976-10-01), Cox et al.
patent: 4124899 (1978-11-01), Birkner
"Electrical Alterable Programmable Logic Array", Y. N. Hsieh et al., International Electron Devices Meeting, 12-1980, pp. 598-601.

Affiliated with

Also associated with

Rating

Programmable logic array interconnection matrix does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic array interconnection matrix, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic array interconnection matrix will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1038351