Static information storage and retrieval – Addressing – Plural blocks or banks
Patent
1996-06-18
1999-03-16
Fears, Terrell W.
Static information storage and retrieval
Addressing
Plural blocks or banks
36523001, G11C 1300
Patent
active
058838503
ABSTRACT:
A programmable logic array integrated circuit has a number of programmable logic modules which are grouped together in a plurality of logic array blocks ("LABs"). The LABs are arranged on the circuit in a two dimensional array. A conductor network is provided for interconnecting any logic module with any other logic module. In addition, adjacent or nearby logic modules are connectable to one another for such special purposes as providing a carry chain between logic modules and/or for connecting two or more modules together to provide more complex logic functions without having to make use of the general interconnection network. Another network of so-called fast or universal conductors is provided for distributing widely used logic signals such as clock and clear signals throughout the circuit. Multiplexers can be used in various ways to reduce the number of programmable interconnections required between signal conductors.
REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4124899 (1978-11-01), Birkner et al.
patent: 4398267 (1983-08-01), Furuyama
patent: 4642487 (1987-02-01), Carter
patent: 4689654 (1987-08-01), Brockman et al.
patent: 4706216 (1987-11-01), Carter
patent: 4745579 (1988-05-01), Mead et al.
patent: 4758745 (1988-07-01), Elgamel et al.
patent: 4758985 (1988-07-01), Carter
patent: 4786904 (1988-11-01), Graham, III et al.
patent: 4831591 (1989-05-01), Imazeki et al.
patent: 4847612 (1989-07-01), Kaplinsky
patent: 4855619 (1989-08-01), Hsieh et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 4879481 (1989-11-01), Pathak et al.
patent: 4912345 (1990-03-01), Steele et al.
patent: 4937475 (1990-06-01), Rhodes et al.
patent: 4963768 (1990-10-01), Agrawal et al.
patent: 4963770 (1990-10-01), Keida
patent: 4970410 (1990-11-01), Matsushita et al.
patent: 5003200 (1991-03-01), Sakamoto
patent: 5023484 (1991-06-01), Pathak et al.
patent: 5027011 (1991-06-01), Steele
patent: 5089993 (1992-02-01), Neal et al.
patent: 5122685 (1992-06-01), Chan et al.
patent: 5128559 (1992-07-01), Steele
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5311080 (1994-05-01), Britton et al.
patent: 5329180 (1994-07-01), Popli et al.
patent: 5550782 (1996-08-01), Cliff et al.
AT&T Microelectronics, "Optimized reconfigurable cell array (ORCA) series field-programmable gate arrays," Advance Data Sheet, pp. 1-87 (Feb. 1993).
M. Ahrens et al., "An FPGA family optimized for high densities and reduced routing delay," Proc. IEEE 1990 Custom Integrated Circuits Conference, pp. 31.5.1-31.5.4.
Carr et al., "MOS/LSI design and application," Texas Instruments Electronics Series, McGraw-Hill and Co., pp. 229-258 (1972).
K. El-Ayat et al., "A CMOS electrically configurable gate array," IEEE Journal of Solid State Circuits, 24(3):752-762 (Jun. 1989).
Fleisher et al., "An introduction to array logic," IBM Journal of Research and Development, pp. 98-109 (Mar. 1975).
F. Furtek et al., "Labyrinth: a homogeneous computational medium," Proc. IEEE 1990 Custom Integrated Circuits Conference, pp. 31.1.1-31.1.4.
A. Haines, "Field-programmable gate array with non-volatile configuration," Microprocessors and Microsystems, 13(5):305-312 (Jun. 1989).
F. Heutink, "Implications of busing for cellular arrays," Computer Design, pp. 95-100 (Nov. 1974).
Horninger, "A high-speed ESFI SOS programmable logic array with an MNOS version," IEEE Journal of Solid State Circuits, SC (5):331-336 (Oct. 1975).
H. Hsieh, "Third-generation architecture boosts speed and density of field-programmable gate arrays," Proc. IEEE 1990 Custom Integrated Circuits Conference, pp. 31.2.1-31.2.7.
B. Kitson et al., "Programmable logic chip rivals gate arrays in flexibility," Electronic Design, pp. 95-102 (Dec. 8, 1983).
R. Minnick, "A survey of microcellular research," Journal of the Association for Computing Machinery, 14(2):203-241 (Apr. 1967).
Monolithic Memories, Programmable array logic PAL20RA10, Jun. 1984.
R. Shoup, "Programmable cellular logic arrays," Ph.D. dissertation, Carnegie-Mellon University, Pittsburgh (1970).
S. Wahlstrom, "Programmable logic arrays--cheaper by the millions," Electronics, pp. 90-95 (Dec. 11, 1967).
Xilinx, Inc., The Programmable Gate Array Data Book, pp. 1-3 to 1-5; 2-1 to 2-13 and 2-61 to 2-69 (1991).
Xilinx, Inc., The Programmable Gate Array Data Book, pp. 1-1 to 2-123 (1988).
Advanced Micro Devices, The World's most versatile logic tool AmPAL22V10, May 1984.
S. Yau et al., "Universal logic modules and their applications," IEEE Transactions on Computers, C-19 (2):141-149 (Feb. 1970).
Ahanin Bahram
Cliff Richard G.
Cope L. Todd
Huang Joseph
Lee Fung Fung
Altera Corporation
Fears Terrell W.
LandOfFree
Programmable logic array integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic array integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic array integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-823270