1986-10-28
1988-08-30
Eisenzopf, Reinhard J.
Excavating
371 26, G01R 3102, G01R 3128
Patent
active
047681969
ABSTRACT:
Built-in self-test programmable logic arrays use a deterministic test pattern generator to generate test patterns such that each cross point in an AND-plane can be evaulated sequentially. A multiple input signature register which uses X.sup.Q +1 as its characteristic polynomial is used to evaulate the test results, where Q is the number of outputs. The final signature can be further compressed into only one bit. Instead of only determining the probability of fault detection, in this scheme, the fault detection capability has been analyzed using both the stuck at fault and the contact fault model. It can be shown that all of these faults can be detected. Shorts between two adjacent lines can be detected by using NOR gates.
REFERENCES:
patent: 4291386 (1981-09-01), Bass
patent: 4366393 (1982-12-01), Kasuya
patent: 4418410 (1983-11-01), Goetze et al.
patent: 4498172 (1985-02-01), Bhavsar
patent: 4503387 (1985-03-01), Rutledge et al.
patent: 4597080 (1986-06-01), Thatte et al.
"Built-In Tests for VLSI Finite-State Machines", by Hua et al., Proceedings FTCS-14, 1/83.
"Testing PLAs using Multiple Parallel Signature Analyzers by Hassan et al., Proceedings FTCS-13, pp. 422-425, 11/83.
"Hardware Approach to Self-Testing of Large Programmable Logic Arrays", by Daehn et al., IEEE Trans. on Comp., vol. C-30, #11, 11/81, pp. 829-833.
"Implementing a Built-In Self-Test PLA Design", by Treuer et al., IEEE Des. & Test of Computers, 4/85, pp. 37-48.
"Circuit Synthesis for the Silc Silicon Compiler", by Rosebrugh et al., IEEE Custom Integ. Circ. Conf., pp. 384-388, 6/85.
"Platypus: A PLA Test Pattern Generation Tool", by Wei et al., IEEE 22nd Design Autom. Confer., paper 14.2, pp. 197-203, 6/85.
"Detection of Faults in Programmable Logic Arrays", by Smith, IEEE Trans. on Comp., vol. C-28, #11, 11/79, pp. 845-853.
Jou Jing-Yang
Rosebrugh Christopher
Burns W.
Eisenzopf Reinhard J.
SILC Technologies, Inc.
LandOfFree
Programmable logic array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2093261