Patent
1994-05-27
1997-02-11
Sheikh, Ayaz R.
395737, G06F 946, G06F 1324
Patent
active
056030355
ABSTRACT:
A programmable interrupt controller connected to a microprocessor has a register for storing a prevailing vector which is the highest priority vector in service in the microprocessor system. When the microprocessor is executing an interrupt routine, if the programmable interrupt controller or a second programmable interrupt controller connected to the microprocessor receives an interrupt request higher in priority than the executing interrupt, the microprocessor writes the higher priority interrupt vector into the register for storing the prevailing vector of all connected interrupt controllers. Once the higher priority interrupt routine has finished executing, the microprocessor then writes the lower priority previously executing interrupt vector into the register of the prevailing vector of all interrupt controllers and the previously executing interrupt routine continues executing in the microprocessor. The structure of the interrupt controller allows a plurality of interrupt controllers to be connected to the microprocessor without having one of the controllers act as a master and the others as slaves. The order of the priorities of the interrupts for each controller can be programmed using software.
REFERENCES:
patent: 3881174 (1975-04-01), Barnich
patent: 4275458 (1981-06-01), Khera
patent: 4296470 (1981-10-01), Fairchild et al.
patent: 4418385 (1983-11-01), Bourrez
patent: 4628449 (1986-12-01), Zardiackas
patent: 4630041 (1986-12-01), Casamatta et al.
patent: 4644465 (1987-02-01), Imamura
patent: 4755938 (1988-07-01), Takahashi et al.
patent: 4761732 (1988-08-01), Eldumiati et al.
patent: 4788639 (1988-11-01), Tamaru
patent: 4802087 (1989-06-01), Keeley et al.
patent: 5083261 (1992-01-01), Wilkie
patent: 5101497 (1992-03-01), Culley et al.
patent: 5109513 (1992-04-01), Otsuka
patent: 5125093 (1992-06-01), McFarland
patent: 5134706 (1992-07-01), Cushing et al.
patent: 5146597 (1992-09-01), Williams
patent: 5155853 (1992-10-01), Mitsuhira et al.
patent: 5193195 (1993-03-01), Miyazaki et al.
patent: 5212796 (1993-05-01), Allison
patent: 5261107 (1993-11-01), Klim et al.
patent: 5283904 (1994-02-01), Carson et al.
patent: 5428799 (1995-06-01), Woods et al.
IBM Technical Disclosure Bulletin, Mar. 1989, vol. 31, No. 10, pp. 437-444: "Integrated Hardware/Software Interrupt Controller".
Electronic Design International, Jul. 12, No. 13, "Push A 32-Bit Micro Channel Bus to the Limit".
Components Handbook, 1984, pp. 120-137, Intel Corporation, 8259A "Programmable Interrupt Controller".
Erramoun Dominique
Karcher Jean-Francois
Sheikh Ayaz R.
Telemecanique
LandOfFree
Programmable interrupt controller, interrupt system and interrup does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable interrupt controller, interrupt system and interrup, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable interrupt controller, interrupt system and interrup will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-350628