Wave transmission lines and networks – Coupling networks – With impedance matching
Reexamination Certificate
2006-12-05
2006-12-05
Jones, Stephen E. (Department: 2817)
Wave transmission lines and networks
Coupling networks
With impedance matching
C333S032000, C333S017300, C455S125000
Reexamination Certificate
active
07145413
ABSTRACT:
As disclosed herein, a microelectronic circuit and method are provided for improving signal integrity at a transmission line. The circuit includes a programmably adjustable impedance matching circuit which is coupled to a transmission line which includes a programmably adjustable inductive element. The programmably adjustable impedance matching circuit is desirably provided on the same chip as a receiver or transmitter to which the transmission line is coupled, or alternatively, on an element packaged together with the chip that includes the receiver or transmitter. The impedance of the programmably adjustable impedance matching circuit is adjustable in response to control input to improve signal integrity at the transmission line.
REFERENCES:
patent: 3775707 (1973-11-01), Frazier
patent: 3893048 (1975-07-01), Lieberman
patent: 4479100 (1984-10-01), Moghe et al.
patent: 4625184 (1986-11-01), Nütsuma et al.
patent: 5065132 (1991-11-01), Taddiken et al.
patent: 5239289 (1993-08-01), Ferraiolo et al.
patent: 5270667 (1993-12-01), Upton
patent: 5808527 (1998-09-01), De Los Santos
patent: 5872489 (1999-02-01), Chang et al.
patent: 5973567 (1999-10-01), Heal et al.
patent: 5994985 (1999-11-01), Pehlke et al.
patent: 6114938 (2000-09-01), Iida et al.
patent: 6121850 (2000-09-01), Ghoshal
patent: 6127908 (2000-10-01), Bozler et al.
patent: 6140885 (2000-10-01), Abadeer et al.
patent: 6259334 (2001-07-01), Howald
patent: 6268774 (2001-07-01), Soumyanath
patent: 6356149 (2002-03-01), Stengel et al.
patent: 6369683 (2002-04-01), Iida et al.
patent: 6396368 (2002-05-01), Chow et al.
patent: 6414562 (2002-07-01), Bouisse et al.
patent: 6437653 (2002-08-01), Cruz et al.
patent: 2001/0045867 (2001-11-01), Miyashita et al.
H. O. Askin et al., “Printed Inductor with Shorting Bars Deletable by Laser for Adjusting the Value of Inductance”, IBM Technical Disclosure Bulletin, vol. 28, No. 7, Dec. 1985, p. 3194-3195.
A. A. Mello, “Programmable Substrate Inductor”, IBM Technical Disclosure Bulletin, vol. 32, No. 6B, Nov. 1989, p. 310-317.
Hsu Louis L.
Natonio Joseph
Storaska Daniel W.
Washburn William F.
International Business Machines - Corporation
Jones Stephen E.
Neff Daryl K.
LandOfFree
Programmable impedance matching circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable impedance matching circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable impedance matching circuit and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3677589