Boots – shoes – and leggings
Patent
1987-05-07
1989-02-07
Zache, Raulfe B.
Boots, shoes, and leggings
G06F 300
Patent
active
048036226
ABSTRACT:
An I/O bus sequencer for providing a data path between an execution Unit (EU-10), a register file (14) and devices connected to a bus (28). A programmable logic array (PLA-18) stores a program which controls a service table (20). The service table includes a plurality of entries divided into fields. One of the fields when decoded instructs the PLA as to what kind of operation the bus sequencer is to perform. Line selection (priority) logic (22) connected to I/O request lines (30) and to the service table (20) determines which service table entry the PLA is to use. A bus interface connected to the I/O bus ports (26) and to the PLA (18) routes data between the I/O bus ports (26) and the register file (14), entries of which are controlled by use of register sets. The service table fields include register set descriptors for storing the status of register set buffers. The PLA decodes an ACCESS instruction to start an operation by loading the first register set descriptor, and then decodes sequential SUPPLY instructions to the entry. Each SUPPLY instruction loads an empty register set descriptor field to be used when the current register set descriptor field is exhausted.
REFERENCES:
patent: 4772051 (1988-01-01), Chattopadhya
Bain, Jr. William L.
Bedichek Robert C.
Cox George W.
Grassl Gerhard
Peterson Craig B.
Intel Corporation
Lamb Owen L.
Zache Raulfe B.
LandOfFree
Programmable I/O sequencer for use in an I/O processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable I/O sequencer for use in an I/O processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable I/O sequencer for use in an I/O processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1088843