Programmable I/O remapper for partially defective memory devices

Details Programmable I/O remapper for partially defective memory devices Programmable I/O remapper for partially defective memory devices

1996-05-23

1998-11-24

Beausoliel, Jr., Robert W.

Excavating

371 216, G06F 1300

Patent

active

058419578

ABSTRACT:
A programmable I/O remapper for mapping partially defective memory devices to a memory data bus of an electronic system is disclosed. The remapper apparatus includes at least one defective memory device responsive to control signals and address signals of the electronic system. A switch circuit including several electrical type switches is used for generating mapped data bits, which are coupled the memory data bus of the electronic system. A data register is used for storing enable signals to control the switches of the switch circuit.

REFERENCES:
patent: 4355376 (1982-10-01), Gould
patent: 4446534 (1984-05-01), Smith
patent: 4471472 (1984-09-01), Young
patent: 4527251 (1985-07-01), Nibby, Jr. et al.
patent: 5134584 (1992-07-01), Boler et al.
patent: 5602987 (1997-02-01), Harari et al.
patent: 5644541 (1997-07-01), Sin et al.

Affiliated with

Also associated with

Rating

Programmable I/O remapper for partially defective memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable I/O remapper for partially defective memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable I/O remapper for partially defective memory devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1712608