Boots – shoes – and leggings
Patent
1994-09-28
1997-06-03
An, Meng-Ai T.
Boots, shoes, and leggings
395478, 395872, 395873, 3642405, 364243, 3642434, 36424341, 364244, 3642441, 364246, 3642462, 364247, 364267, 364DIG1, G06F 1300
Patent
active
056363621
ABSTRACT:
A programmable high watermark for a stack frame cache for eliminating frame spills initiated by certain critical events. A stack frame cache in a microprocessor is divided into two regions. The second region in the stack frame cache is reserved for context switches initiated by high priority events. Low priority events will result in a frame spill when the first region of the stack frame cache is filled. A high priority event will utilize the second region of the stack frame cache for a context switch if the first region is filled, thus eliminating the need for a reference to off-chip main memory.
REFERENCES:
patent: 3242467 (1966-03-01), Lamy
patent: 3820078 (1974-06-01), Corley et al.
patent: 4296465 (1981-10-01), Lemak
patent: 4400771 (1983-08-01), Suzuki et al.
patent: 4402041 (1983-08-01), Clark
patent: 4706265 (1987-11-01), Furukawa
patent: 4811208 (1989-03-01), Myers et al.
patent: 5043885 (1991-08-01), Robinson
patent: 5210850 (1993-03-01), Kelly et al.
patent: 5295246 (1994-03-01), Bischoff et al.
patent: 5361372 (1994-11-01), Rege et al.
patent: 5410672 (1995-04-01), Sodek, Jr. et al.
Stone James A.
Wolper Andre E.
An Meng-Ai T.
Intel Corporation
LandOfFree
Programmable high watermark in stack frame cache using second re does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable high watermark in stack frame cache using second re, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable high watermark in stack frame cache using second re will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-399268