Pulse or digital communications – Spread spectrum – Direct sequence
Patent
1992-06-25
1994-05-17
Chin, Stephen
Pulse or digital communications
Spread spectrum
Direct sequence
331 25, 331 17, 331 32, 307521, H03D 324
Patent
active
053135032
ABSTRACT:
An improved digital phase locked loop (DPLL) has a fixed bandwidth independent of manufacturing and environmental variations. The DPLL bandwidth is optimized by monitoring the delay propagation, i.e., the "silicon speed", of the module. This information is used by a bandwidth regulator to control the characteristics of the low pass filter in the phase locked loop. The digital phase locked loop is also programmable to allow the user to control the phase shifting of the retiming clock. A phase shift control for a second, slave controlled oscillator is used to retime the received data. This phase shift control allows the user to control the phase shifting of a retiming latch.
REFERENCES:
patent: 4052673 (1977-10-01), Herzog
patent: 4531223 (1985-07-01), Ashida
patent: 4626798 (1986-12-01), Fried
patent: 4677648 (1987-06-01), Zurfluh
patent: 4847879 (1989-07-01), Iijima et al.
patent: 4885553 (1989-12-01), Hietala et al.
patent: 4920320 (1990-04-01), Matthews
patent: 4972444 (1990-11-01), Melrose et al.
patent: 4988960 (1991-01-01), Tomisawa
patent: 5022056 (1991-06-01), Henderson et al.
patent: 5068628 (1991-11-01), Ghoshal
patent: 5075640 (1991-12-01), Miyazawa
Jones Timothy D.
Klinger Peter P.
Chin Stephen
Cutter Lawrence D.
International Business Machines - Corporation
Le Amanda T.
LandOfFree
Programmable high speed digital phase locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable high speed digital phase locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable high speed digital phase locked loop will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-883317