Programmable fuzzy analog processor

Details Programmable fuzzy analog processor Programmable fuzzy analog processor

1996-04-26

2001-10-09

Chaki, Kakali (Department: 2122)

Data processing: artificial intelligence

Fuzzy logic hardware

C706S009000

Reexamination Certificate

active

06301570

ABSTRACT:

TECHNICAL FIELD
This invention relates to an analog processor, and in particular to a fuzzy logic analog processor.
BACKGROUND OF THE INVENTION
In recent years, the analog processing of signals has grown in importance, especially with the advent of neural networks and fuzzy logic, and many attempts have been made, with varying degrees of success, at implementing and integrating processors which could carry out such processing.
Among the different problems posed by the making of processors which can perform well and, therefore, be of real commercial value, are the need for the processing to be unaffected by changes in temperature and variations in process parameters, and the programmability of the type of processing as identified by the values of processing coefficients.
The former problem has already been addressed, for example, by M. Sasaki and F. Ueno in an article “A Novel Implementation of Fuzzy Logic Controller Using New Meet Operation,” Proceedings of the Third IEEE International Conference on Fuzzy Systems, Jun. 26-29, 1994, pages 1676-1681. The solution proposed there is based on the use of two independent reference signals, namely a current signal and a voltage signal. This is not easy to implement in any reliable manner if high performance is sought; the problem of programmability, moreover, is not addressed, nor is that of how to compensate for variations in the processing coefficients.
The latter problem has already been addressed, for example, by J. W. Fattaruso, S. S. Mahant-Shetti and J. Brock Barton in an article “A Fuzzy Logic Inference Processor,” IEEE Journal of Solid-State Circuits, Vol. 29, No. 4, April 1994. This approach involves the use of at least one memory of the RAM type in which several processing coefficients are programmed by a “master” digital processor in digital form, as well as of various digital-to-analog converters. If a processor is to process analog input signals analogically and to output analog signals, storing the coefficients in digital form does not seem to be the natural and more convenient choice.
It is an object of this invention to provide a programmable analog processor having means of storing the processing coefficients in analog form.
SUMMARY OF THE INVENTION
The processor according to one aspect of this invention comprises a storage section having at least one output, most likely plural outputs, and being effective to respectively generate programming signals on such outputs. The storage section is input a plurality of supply voltage signals and is adapted to produce, on each of the outputs and in connection with information stored in the section, one of the supply voltage signals. It should be understood that one voltage signal may be produced on several of the outputs.
Advantageously, this processor can also be programmed by circuits of the digital type, in a simple manner, by providing switches in its storage section which are controlled by storage elements.
It is of further advantage that this programmable processor can be compensated for variations in the stored processing coefficients due to temperature and/or process parameters by providing, in a power supply section thereof, a feed-back structure locked to a reference potential which is stable against temperature and/or process parameters.
A noteworthy feature of the processor according to the invention is the linearity of its input-output characteristic with respect to a reference voltage being input to it from a power supply section. This suggests that it could be advantageous to extract this reference voltage by division from a signal indicating the width of the variation range of the input signals, to thereby achieve compensation for or independence of variations in this range of the programmable processor.


REFERENCES:
patent: 4716540 (1987-12-01), Yamakawa
patent: 5029314 (1991-07-01), Katsumi et al.
patent: 5073863 (1991-12-01), Zhang
patent: 5083150 (1992-01-01), Nagasaki et al.
patent: 5128769 (1992-07-01), Arai et al.
patent: 5136685 (1992-08-01), Nagazumi
patent: 5184131 (1993-02-01), Ikeda
patent: 5228111 (1993-07-01), Nagazumi
patent: 5243687 (1993-09-01), Ando et al.
patent: 5247472 (1993-09-01), Nagazumi
patent: 5249258 (1993-09-01), Hisano
patent: 5274191 (1993-12-01), Usa
patent: 5283410 (1994-02-01), Kim
patent: 5289367 (1994-02-01), Sasaki et al.
patent: 5313291 (1994-05-01), Appel et al.
patent: 5325471 (1994-06-01), Inoue
patent: 5388190 (1995-02-01), Nakano
patent: 5412752 (1995-05-01), Basehore et al.
patent: 5414310 (1995-05-01), Fattaruso
patent: 5416709 (1995-05-01), Yeh et al.
patent: 5446827 (1995-08-01), Shigeoka et al.
patent: 5479566 (1995-12-01), Ishimoto et al.
patent: 5515476 (1996-05-01), Nishidai et al.
patent: 5524174 (1996-06-01), Eichfeld et al.
patent: 5570456 (1996-10-01), Landolt
patent: 5591355 (1997-01-01), Ishikawa
patent: 5594908 (1997-01-01), Hyatt
patent: 5600757 (1997-02-01), Yamamoto et al.
patent: 5702059 (1997-12-01), Chu et al.
patent: 5706351 (1998-01-01), Weinfurtner
patent: 0 489 913 A1 (1992-06-01), None
patent: 0 562 916 A1 (1993-09-01), None
patent: 0 617 359 A1 (1994-09-01), None
patent: WO 90/06547 (1990-06-01), None
Fattaruso et al., “A Fuzzy Logic Interface Processor,” IEEE Journal of Solid State Circuits, vol. 29, No. 4, Apr. 1994.*
Millman, Jacob, “Microelectronics: Digital and Analog Circuits and Systems”, Jan. 1979.*
Tanenbaum, Andrew S., Structured Computer Organization, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, Jan. 1984, pp. 11.*
Horowitz, Paul, The Art of Electronics, Second Edition, Cambridge University Press, Jan. 1989, pp. 852-858.*
Fattaruso et al, A Fuzzy Logic Inference Processor, IEEE Journal of Solid-State Circuits Apr., 1994.*
Yamakawa, “A Fuzzy Inference Engine in Nonlinear Analog Mode and Its Application to a Fuzzy Logic Control,”IEEE Transactions on Neural Networks 4(3):496-521, May 1993.
Huertas et al., “A Fuzzy Controller Using Switched-Capacitor Techniques,” in Proceedings of the Second IEEE International Conference on Fuzzy Systems, IEEE Neural Networks Council, San Francisco, CA, Mar. 28-Apr. 1, 1993, pp. 516-520.
Fattaruso et al., “A Fuzzy Logic Inference Processor,” International Conference on Industrial Fuzzy Control & Intelligent Systems, 1993.
Franchi et al., “Hardware and Software Integrated Toolkit for Low Cost Analog Fuzzy Controllers,” 20thInternational Conference on Industrial Electronics & Instrm., Sep. 1994.
Watanabe et al. “VLSI Fuzzy Chip and Inference Accelerator Board Systyems,” 21stInternational Symposium for Multiple-Valued Logic, 1991.
Catania et al., “A VLSI Fuzzy Inference Processor Based on a Discrete Analog Approach,”IEEE Transaction on Fuzzy Systems, May 1994.
Sasaki, Mamoru and Fumio Ueno, “A Novel Implementation of Fuzzy Logic Controller Using New Meet Operation,” in Proceedings of the Third IEEE Conference on Fuzzy Systems, IEEE World Congress on Computational Intelligence, Orlando, FL, Jun. 26-29, 1994, pp. 1676-1681.

Affiliated with

Also associated with

Rating

Programmable fuzzy analog processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable fuzzy analog processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable fuzzy analog processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2563961