Facsimile and static presentation processing – Facsimile – Specific signal processing circuitry
Patent
1994-07-11
1996-07-16
Bowler, Alyssa H.
Facsimile and static presentation processing
Facsimile
Specific signal processing circuitry
395500, 395162, 395 2, 358443, G06F 1520
Patent
active
055376010
ABSTRACT:
A digital signal processor for processing various types of signals, such as an image signal and an audio signal, a basic signal processing part, a programmable logic part, and a bus for connecting these parts together. Circuit configuration data is transferred to the programmable logic part from an external memory through a data input/output line and the bus under control of the basic signal processing part. The circuit configuration data corresponds to the types of signal processing that is to be performed, and several different types of signal processings can be performed successively.
REFERENCES:
patent: 5046023 (1991-09-01), Katsura et al.
patent: 5195130 (1993-03-01), Weiss et al.
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5361373 (1994-11-01), Gilson
patent: 5367629 (1994-11-01), Chu et al.
McAndrew, "Design for High-Performance DSP", New Electronics, Mar. 17, 1987, pp. 21-22.
Leonard, "Silicon . . . videoconferencing", Electronic Design, v40, n7, pp. 45-46, Apr. 2, 1992 (text only).
Richardson, "Videoconferencing . . . video and audio quality", Data Communications, Jun., 1992 v21, n9, p. 103 (text only).
Alfredo R. Linz, "A Low-Power PLA for a Signal Processor", 1991, pp. 107-115.
M. E. Baka et al., "An Optimised FPGA Configuration for Signal Processing", 1992, pp. 107-110.
Richard B. Lazarus et al., "Realization of a Dynamically Reconfigurable Preprocessor", 1993, pp. 74-80.
Proceedings of the IEEE 1990 Custom Integrated Circuits Conference, May 1990, pp. 31.4.1-31.4.4, N. Hastle and R. Cliff, "The Implementation of Hardware Subroutines on Field Programmable Gate Arrays".
Proceedings of IEEE Workshop on FPGAS For Custom Computing Machines, Apr. 1993, pp. 17-24, C. Iseli and E. Sanchez, "Spyder: A Reconfigurable VLIW Processor Using FPGAs".
Proceedings of the International Conference on Industrial Electronics, Control and Intrumentation, Nov. 1991, pp. 2014-2018, L. Nozal et al, "A New Vision System: Programmable Logic Devices and Digital Signal Processor Architecture (PLD+DSP)".
Computers In Education Journal, vol. 2, No. 3, Jul. 1992, pp. 11-16, G. Aranguren-Aramendia et al, "Hardware/Software/Firmware: A Comparative Study in Artificial Vision Application".
IEE Colloqium On Applications Specific Integrated Circuits For Digital Signal Processing, Jun. 1993, pp. 3-1 -3-6, M. Wahab and D. Puckey, "Reconfigurable DSP Systems".
Computer Design, vol. 32, No. 7, Jul. 1993, pp. 71-72-76, XP353951, D. Bailey "The Virtues of Programmability".
1992 IEEE International Solid-State Circuits Digest of Technical Papers, "A Video Digital Signal Processor with a Vector-Pipeline Architecture", Toyokura et al, pp. 72-73.
Kimura Jun-ichi
Nejime Yoshito
Noguchi Kouji
Bowler Alyssa H.
Follansbee John
Hitachi , Ltd.
LandOfFree
Programmable digital signal processor for performing a plurality does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable digital signal processor for performing a plurality, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable digital signal processor for performing a plurality will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1792796