Programmable differential delay circuit with fine delay...

Details Programmable differential delay circuit with fine delay... Programmable differential delay circuit with fine delay...

2002-05-09

2004-10-12

JeanPierre, Peguy (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C341S122000, C327S271000

Reexamination Certificate

active

06803872

ABSTRACT:

TECHNICAL FIELD OF THE INVENTION
The present invention relates generally to signaling between electrical components and in particular the present invention relates to a mechanism to provide high resolution of signals transmitted in electrical systems.
BACKGROUND OF THE INVENTION
In modern computer systems, signals from a common source may be distributed for controlling many widely separated circuit modules. The time delays associated with passage of a signal through parallel paths are not uniform; often, they arrive in skewed time relation to each other. Similarly, data transferred in parallel will often arrived skewed from adjacent data signals, or from an accompanying clock signal. Often, an attempt is made to correct the skew it by adding a finite time delay to the signal.
Within a computer system, data is passed from register to register, with varying amounts of processing performed between registers. Registers store data present at their inputs either at a system clock transition or during a particular phase of the system clock. Skew in the system clock signal impacts register-to-register transfers, i.e., it may cause a register to store data either before it has become valid or after it is no longer valid.
As system clock periods shrink there is increasing pressure on the computer architect to increase determinism in the system design. Clock skew, like setup time, hold time and propagation delay, increase the amount of time that data is in an indeterminable state. System designers must be careful that this indeterminable state does not fall within the sampling window of a register in order to preserve data integrity.
It is possible to minimize a limited amount of signal skew by applying careful attention to the layout and design of the circuit topography. Application of design rules to reduce skew becomes less effective as the clock period shrinks and the distance a signal must travel increases (at least with respect to the clock period). Many steps are only effective for the chips themselves and oftentimes cannot address skew from various divergent clock pulse path interconnections. In addition, such skew compensations, once implemented, oftentimes cannot accommodate introduction of subsequent increments of skew as from component aging, operating environment variations, and so forth.
For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a system and method of reducing skew between two or more signal lines.
SUMMARY OF THE INVENTION
The above mentioned problems are addressed by the present invention and will be understood by reading and studying the following specification.
In one embodiment of the present invention, a delay line for adding delay to a signal is presented. The delay line includes a number of delay elements, including a first and a second delay element. The delay line further includes a multiplexer connected to each of the multiple of delay elements. According to the present invention the second delay element adds a predetermined delay to the signal and the first delay element operates with the multiplexer to selectively add a second predetermined delay to the signal.
These and other embodiments, aspects, advantages, and features of the present invention will be set forth in part in the description which follows, and in part will become apparent to those skilled in the art by reference to the following description of the invention and referenced drawings or by practice of the invention. The aspects, advantages, and features of the invention are realized and attained by means of the instrumentalities, procedures, and combinations particularly pointed out in the appended claims.


REFERENCES:
patent: 4477713 (1984-10-01), Cook et al.
patent: 4514749 (1985-04-01), Shoji
patent: 4587445 (1986-05-01), Kanuma
patent: 4823184 (1989-04-01), Belmares-Sarabia et al.
patent: 4926066 (1990-05-01), Maini et al.
patent: 4935741 (1990-06-01), Reich
patent: 5144174 (1992-09-01), Murakami
patent: 5295132 (1994-03-01), Hashimoto et al.
patent: 5315175 (1994-05-01), Langner
patent: 5416606 (1995-05-01), Katayama et al.
patent: 5481567 (1996-01-01), Betts et al.
patent: 5544203 (1996-08-01), Casasanta et al.
patent: 5583454 (1996-12-01), Hawkins et al.
patent: 5604450 (1997-02-01), Borkar et al.
patent: 5657346 (1997-08-01), Lordi et al.
patent: 5790838 (1998-08-01), Irish et al.
patent: 5793259 (1998-08-01), Chengson
patent: 5802103 (1998-09-01), Jeong
patent: 5811997 (1998-09-01), Chengson et al.
patent: 5844954 (1998-12-01), Casasanta et al.
patent: 5847592 (1998-12-01), Gleim et al.
patent: 5870340 (1999-02-01), Ohsawa
patent: 5872471 (1999-02-01), Ishibashi et al.
patent: 5898729 (1999-04-01), Boezen et al.
patent: 5920213 (1999-07-01), Graf, III
patent: 5922076 (1999-07-01), Garde
patent: 5982309 (1999-11-01), Xi et al.
patent: 6005895 (1999-12-01), Perino et al.
patent: 6100735 (2000-08-01), Lu
patent: 6104223 (2000-08-01), Chapman et al.
patent: 6104228 (2000-08-01), Lakshmikumar
patent: 6127872 (2000-10-01), Kumata
patent: 6229358 (2001-05-01), Boerstler et al.
patent: 6232946 (2001-05-01), Brownlow et al.
patent: 6268841 (2001-07-01), Cairns et al.
patent: 6294937 (2001-09-01), Crafts et al.
patent: 6380878 (2002-04-01), Pinna
patent: 6417713 (2002-07-01), DeRyckere et al.
“Low Power Quad Differential Line Driver with Cut-Off”,National Semiconductor, F100K ECL 300 Series Databook and Design Guide, pp. 2-54-2-60, (1992).
“The SA27 library includes programmable delay elements DELAYMUXO and DELAYMUXN. How are these cells used?”,IBM Delaymuxn Book, (Feb. 1999), pp. 1-6.
Djordjevic, A. R., et al., “Time Domain Response of Multiconductor Transmission Lines”, Proceedings of the IEEE, 75(6), (Jun. 1987), 743-64.
Im, G. et al., “Bandwidth-Efficient Digital Transmission over Unshielded Twisted-Pair Wiring”,IEEE Journal on Selected Areas in Communications, 13(9), (Dec. 1995), 1643-1655.
Lee, Kyeongho, et al., “A CMOS Serial Link for 1 Gbaud Fully Duplexed Data Communication”,Symposium on VSLI Circuits, US, NY IEEE, XP000501054, (Jun. 9, 1994), 125-126.
Mooney, Randy, et al., “A 900 Mb/s Bidirectional Signaling Scheme”,IEEE Journal of Solid-State Circuits, 30(12), (Dec. 1995), 1538-1543.
Takahashi, T., et al., “110GB/s Simultaneous Bi-Directional Transceiver Logic Synchronized with a System Clock”,IEEE International Solid-State Circuits Conference, (1999), 176-177.

Affiliated with

Also associated with

Rating

Programmable differential delay circuit with fine delay... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable differential delay circuit with fine delay..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable differential delay circuit with fine delay... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3326729