Programmable DCVS logic circuits

Details Programmable DCVS logic circuits Programmable DCVS logic circuits

1991-06-05

1992-11-24

Hudspeth, David

Electrical transmission or interconnection systems

Personnel safety or limit control features

Interlock

3074651, 307469, 307451, H01L 2500, H03K 19094

Patent

active

051665476

ABSTRACT:
A basic tree construction, from which differential cascode voltage switch (DCVS) circuits having variable logic personality can be formed, contains n (>2) rows of differentially associated semiconductor device pairs spanned by n pairs of complementary input conductor leads, and a load circuit coupled to drain terminals of devices in the nth row. The nth row contains 2 device pairs and each other row contains 2.sup.i-1 device pairs (i=1, 2, . . . , n-1). Connections between source and drain terminals of devices in successive rows are predefined from the 1st to the n-1st row and variably definable between the n-1st and nth rows. Connections between input conductors and device gate terminals are predefined in each row other than the nth row, and variably definable in the nth row. Upon selectively defining a set of variable connections relative to the n-1st and nth rows the logic personality of the tree is selected to conform to any one of all possible functions of n variables. Logic function personalization is established in one embodiment by altering materials at discrete points in a space between n-1st and nth rows. In another embodiment, personalization is established by altering signals stored by latch devices in the space between the n-1st and nth rows which control gating device adjacently positioned to form conductive connections corresponding to those formed by altering materials in the first embodiment.

REFERENCES:
patent: 4607339 (1986-08-01), Davis
patent: 4608649 (1986-08-01), Davis et al.
patent: 4615010 (1986-09-01), Davis et al.
patent: 4633104 (1986-12-01), Mallinson
patent: 4686392 (1987-08-01), Lo
patent: 4760289 (1988-07-01), Eichelberger et al.
patent: 4937475 (1990-06-01), Rhodes et al.
R. T. Smith et al, Laser Programmable Redundancy and Yield Improvement in a 64K DRAM, Oct. 1981, IEEE Journal of Solid-State Circuits, vol. SC-16, No. 5, pp. 506-513.
T. Mano et al, A Redundancy Circuit for a Fault-Tolerant 256K MOS RAM, Aug. 1982, IEEE Journal of Solid-State Circuits, vol. SC-A7, pp. 726-731.
L. R. Metzger, A 16K CMOS PROM with Polysilicon Fusible Links, Oct. 1983, IEEE Journal of Solid-State Circuits, vol. SC-18, No. 5, pp. 562-567.
L. G. Heller et al, Cascode Voltage Switch Logic: A Differential CMOS Logic Family, Feb. 1984, IEEE International Solid-State Circuits Conference, Session 1, pp. 16, 17.
L. C. M. G. Pfennings et al, Differential Split-Level CMOS Logic for Subnanosecond Speeds, Oct. 1985, IEEE Journal of Solid-State Circuits, vol. SC-20, No. 5, pp. 1050-1055.
T. A. Grotjohn et al, Sample-Set Differential Logic (SSDL) for Complex High-Speed VLSI, Apr. 1986, IEEE Journal of Solid-State Circuits, vol. SC-21, No. 2, pp. 367-369.
J. A. Pretorius et al, Latched Domino CMOS Logic, Aug. 1986, IEEE Journal of Solid-State Circuits, vol. SC-21, No. 4, pp. 514-522.
K. M. Chu et al, Dec. 1986, Design Procedures for Differential Cascode Voltage Switch Circuits, IEEE Journal of Solid-State Circuits, vol. SC-21, No. 6, pp. 1082-1087.
J. H. Pasternak et al, Apr. 1987, CMOS Differential Pass-Transistor Logic Design, IEEE Journal of Solid-State Circuits, vol. SC-22, No. 2, pp. 216-222.
S. M. Kang, Domino-CMOS Barrel Switch for 32-Bit VLSI Processors, May 1987, IEEE Circuits and Devices Magazine, pp. 3-8.
P. Sheridan et al, An Expression for the Propagation Delay of a Differential Split-Level (DSL) CMOS Logic, Jun. 1987, IEEE Journal of Solid-State Circuits, vol. SC-22, No. 3, pp. 457-459.
K. M. Chu et al, A Comparison of CMOS Circuit Techniques: Differential Cascode Voltage Switch Logic Versus Conventional Logic, Aug., 1987, IEEE Journal of Solid-State Circuits, vol. SC-22, No. 4, pp. 528-532.
S. Lu, Implementation of Iterative Networks with CMOS Differential Logic, Aug. 1988, IEEE Journal of Solid-State Circuits, vol. 23, No. 4, pp. 1013-1017.
M. McClure et al, The Multiple Flavors of PIC Devices, 1990, High Performance Systems Magazine, Programmable Logic Design Guide Issue, pp. 6-8, 12, 13.
P. Alfke, New Device Extends FPGA Capabilities, 1990, High Performance Systems Magazine, Programmable Logic Design Guide Issue, pp. 21, 22, 24.

Affiliated with

Also associated with

Rating

Programmable DCVS logic circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable DCVS logic circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable DCVS logic circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-924139