Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1991-09-30
1992-12-29
James, Andrew J.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307595, 307597, 307602, 307603, 307605, 307606, 328 55, 328 66, H03K 5159, H03K 301
Patent
active
051754525
ABSTRACT:
The disclosed device is a programmable compensated digital delay circuit which has a design format suited for integrated circuitry utilizing complementary MOS technology. In the device, a signal-to-be-delayed is provided to the time delay cells which, are selectively interconnectable, for forming one or more delay configurations. In each delay cell, selectable capacitive elements are arrayed in a weighted manner and a memory programmably selects the capacitive elements by switching differently rated capacitive elements into and out of the circuit. Also, selectable current sources are arrayed in a weighted manner, and another memory programmably selects the current sources by switching differently rated current sources into and out of the circuit. The device further includes internal compensation, and, uses a ring oscillator for temperature and power supply compensation. The ring oscillator is formed from a plurality of time delay cells selected for interchangeability with the delay cells. Each ring oscillator has selected capacitive elements and current sources identical to the corresponding delay line. The output of the delay is connected to the input of the ring oscillator and through an error voltage circuit produces an error-voltage signal to adjust a variable current to the time delay cells. A pulse-width distortion compensation device is provided to compensate the delay line for switching non-linearities. The pulse-width compensation portion of the device serially connects an even number of complementary delay elements so as to cancel transfer function deviations.
REFERENCES:
patent: 3558924 (1971-01-01), Lindell
patent: 4016511 (1977-04-01), Ramsey et al.
patent: 4443765 (1984-04-01), Findeisen et al.
patent: 4458165 (1984-07-01), Jackson
patent: 4482826 (1984-11-01), Ems et al.
patent: 4504749 (1985-03-01), Yoshida
patent: 4530107 (1985-07-01), Williams
patent: 4618788 (1986-10-01), Backes et al.
patent: 4626716 (1986-12-01), Miki
patent: 4745310 (1988-05-01), Swapp
patent: 4797586 (1989-01-01), Traa
patent: 4843265 (1989-06-01), Jiang
patent: 4845390 (1989-07-01), Chan
patent: 4866314 (1989-09-01), Traa
patent: 4878028 (1989-10-01), Wang et al.
patent: 5028824 (1991-07-01), Young
patent: 5081380 (1992-01-01), Chen
patent: 5087842 (1992-02-01), Pulsipher et al.
Lupi Annibale M.
Lupi Massimo G.
Data Delay Devices, Inc.
James Andrew J.
Phan Trong
LandOfFree
Programmable compensated digital delay circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable compensated digital delay circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable compensated digital delay circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1889773