Oscillators – Polyphase output
Patent
1992-11-05
1993-12-07
Mis, David
Oscillators
Polyphase output
331 57, 331 74, H03B 2700
Patent
active
052686566
ABSTRACT:
An integrated circuit has an oscillator for generating a plurality of phases of an oscillator clock signal. Each phase of the oscillator clock clocks a respective one of a plurality of ring shift registers. The output of each stage of the ring shift registers is a phase of a desired clock signal and is an input to a multiplexer that can selectively provide one of the desired clock phases as the output of the multiplexer. In another embodiment of the invention the ring shift registers generate half of the phases of a desired clock signal at a multiple of the desired frequency. The multiplexer output clocks a divide by two circuit which is followed by another level of multiplexing to generate the other half of the phases and to divide down to the desired frequency.
REFERENCES:
patent: 4659999 (1987-04-01), Motoyama et al.
patent: 4847516 (1989-07-01), Fujita et al.
patent: 4868522 (1989-09-01), Popat et al.
patent: 5083299 (1992-01-01), Schwanke et al.
patent: 5126691 (1992-06-01), Mijuskovic et al.
D. Burksky, "Unsurpassed Flexibility Heralds Clock Generator," Electronic Design, Nov. 12, 1992, pp. 7-23-7-35.
Product Brief, Bipolar Integrated Technology, Inc., B4101,B4103,B4105,B4201,B4203,B4205 Low Skew Clock Drivers and Output Clock Generators, 1992.
"PLL clock generators bow," EETimes, Jun. 8, 1992, R. Wilson.
AT&T Bell Laboratories
Mis David
Smith David L.
LandOfFree
Programmable clock skew adjustment circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable clock skew adjustment circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable clock skew adjustment circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2018475