Programmable clock generator

Details Programmable clock generator Programmable clock generator

1998-03-26

2002-08-13

Kinkead, Arnold (Department: 2817)

Oscillators

Automatic frequency stabilization using a phase or frequency...

With reference oscillator or source

C331S074000, C331S10800D, C331S002000, C331S00100A, C327S147000, C327S150000, C327S105000

Reexamination Certificate

active

06433645

ABSTRACT:

FIELD OF THE INVENTION
This invention relates to clock generators generally, and more particularly to a phase-locked-loop frequency synthesizer having post production configuration capabilities contained on an EPROM.
BACKGROUND OF THE INVENTION
It is well. known to construct a clock generator that has a fixed frequency which is determined during the silicon wafer fabrication of the clock generator. The frequency of the clock generator is determined by using a specific pattern during the manufacturing process involved in the wafer production of the clock generator. An important competitive advantage can be obtained by providing a clock generator that can be configured late in the manufacturing process, preferably after wafer fabrication. Phase-locked-loop (PLL) based clock generators typically use read only memory (ROM) tables to store frequency selection and configuration information. This information can be altered by using a device specific mask during wafer fabrication. A disadvantage with this technique is that once the device has been fabricated, the device can no longer be reconfigured.
Another technique used to obtain late configuration for PLL-based clock generators is accomplished by implementing a number of electrically programmable fuses made of aluminum, polysilicon or some other type of material that is appropriate for fuse fabrication. These fuses could then be programmed after production of the clock generator. The fuse technique provides somewhat of a competitive advantage by reducing the number of parts required to be, stored in inventory at any given time. The late programming of the fuses also reduces the time necessary to produce the clock generator. However, this technique suffers from the disadvantage of having limited configuration information that can be stored. As a result, the implementation of new frequency clock generators would require mask programming during fabrication to realize the new frequencies. Some prior art devices do implement more than one frequency table on a single ROM, but are limited to the specific pre-defined frequencies available in the ROM mask. Furthermore, it is not possible to test the fuses without blowing them, which permanently alters the device.
Another technique which could be used to obtain late configurations for clock generators is accomplished by using laser configurable parts which can be programmed using a polysilicon or aluminum link similar to the fuse technique. Also similar to the fuse technique example would be the disadvantage of storing only a limited amount of configuration information. It does not appear that the prior art has proposed a solution to the problem of providing a clock generator that is programmable late in the manufacturing cycle, can store enough configuration information to be commercially practical and can be manufactured at an acceptable cost.
SUMMARY OF THE INVENTION
The present invention provides a clock generator architecture that combines PLL-based clock generator circuitry with an on-chip EPROM in a monolithic clock generator chip. The clock generator allows for electrical configuration of various information including PLL parameters, input thresholds, output drive levels and output frequencies. The various parameters can be configured after the clock generator is fabricated. The parameters can be configured either during wafer sort or after packaging. The clock generator can be erased prior to packaging so programming functionality can be verified. All of these features are accomplished without the use of programming fuses.
Objects, features and advantages of the present invention are to provide a clock generator that uses an on-chip EPROM in a monolithic clock generator chip, can be adapted to various PLL-based clock generators, can be electrically configured, can be erased prior to packaging, reduces cycle time from customer requests to prototypes, and can be field programmed if desired.


REFERENCES:
patent: 4816700 (1989-03-01), Imel
patent: 4882549 (1989-11-01), Galani et al.
patent: 4980653 (1990-12-01), Shepherd
patent: 5036216 (1991-07-01), Hohmann et al.
patent: 5036230 (1991-07-01), Bazes
patent: 5036300 (1991-07-01), Nicolai
patent: 5095280 (1992-03-01), Wunner et al.
patent: 5136180 (1992-08-01), Caviasca et al.
patent: 5142247 (1992-08-01), Lada, Jr. et al.
patent: 5144254 (1992-09-01), Wilke
patent: 5177771 (1993-01-01), Glassburn
patent: 5233314 (1993-08-01), McDermott et al.
patent: 5237699 (1993-08-01), Little et al.
patent: 5256994 (1993-10-01), Langendorf
patent: 5289138 (1994-02-01), Wang
patent: 5307381 (1994-04-01), Ahuja
patent: 5336939 (1994-08-01), Eitrheim et al.
patent: 5357204 (1994-10-01), Knoll
patent: 5359232 (1994-10-01), Eitrheim et al.
patent: 5369311 (1994-11-01), Wang et al.
patent: 5371772 (1994-12-01), Al-Khairi
patent: 5389826 (1995-02-01), Sonobe
patent: 5398262 (1995-03-01), Ahuja
patent: 5412349 (1995-05-01), Young et al.
patent: 5444405 (1995-08-01), Truong et al.
patent: 5446867 (1995-08-01), Young et al.
patent: 5451912 (1995-09-01), Torode
patent: 5481697 (1996-01-01), Mathews et al.
patent: 5532636 (1996-07-01), Mar et al.
patent: 5535377 (1996-07-01), Parks
patent: 5537068 (1996-07-01), Konno
patent: 5537582 (1996-07-01), Draeger
patent: 5546563 (1996-08-01), Chuang
patent: 5550499 (1996-08-01), Eitrheim
patent: 5555025 (1996-09-01), McArthur
patent: 5563553 (1996-10-01), Jackson
patent: 5608770 (1997-03-01), Noguchi et al.
patent: 5610955 (1997-03-01), Bland
patent: 5614869 (1997-03-01), Bland
patent: 5630148 (1997-05-01), Norris
patent: 5638016 (1997-06-01), Eitrheim
patent: 5638542 (1997-06-01), Nikjou
patent: 5684418 (1997-11-01), Yanagiuchi
patent: 5684434 (1997-11-01), Mann et al.
patent: 5687202 (1997-11-01), Eitrheim
patent: 5696949 (1997-12-01), Young
patent: 5703537 (1997-12-01), Bland et al.
patent: 5703540 (1997-12-01), Gazda et al.
patent: 63-287113 (1988-11-01), None
patent: 8906456 (1989-03-01), None
“An EEPROM for Microprocessors and Custom Logic”, By Roger Cuppens et al., IEEE Journal of Solid-State Circuits, vol. SC-20, No. 2, Apr. 1985, pp. 603-608.
“An Experimental 5-V-Only 256-kbit CMOS EEPROM with a High-Performance Single-Polysilicon Cell”, By Jun-Ichi Miyamoto et al., IEEE Journal of Solid State Circuits, vol. SC-21, No. 5, Oct. 1986, pp. 852-860.
“A Single Poly EPROM For Custom CMOS Logic Applications”, By Reza Kazerounian et al., IEEE 1986 Custom Integrated Circuits Conference, pp. 59-62.
“TI's quantum leap”, Electronic Engineering Times, Issue 517, Dec. 19, 1988 pp. 1 and 86.
“An EPROM Cell Structure foe EPLDs Compatible with Single Poly Gate Process”, By Kuniyushi Yoshikawa et al., Extended Abstracts of the 18th (1986 International) Conference on Solid State Devices and Materials, Tokyo, 1986, pp. 323-326.
“New Memory-Cell Design May Lower EPLD Costs”, By Charles L. Cohen, Electronics, Sep. 4, 1986, p. 30.
“A Modulat 1&mgr;m CMOS Single Polysilicon EPROM PLD Technology”, By P.J. Cacharelis et al., 1988 IEEE, pp. 60-IEDM 88 to 63-IEDM 88.
“A Microprogrammable Processor Using Single Poly EPROM”, By Kenneth J. Schultz, 1988, pp. 1-97 (plus appendix).
“SIPPOS (Single Poly Pure CMOS) EEPROM Embedded FPGA by News Ring Interconnection and Highway Path”, By Katsuhiko Ohsaki et al., IEEE 1994 Custom Integrated Circuits Conference, pp. 189-192.
“A CMOS Compatible Single Poly EPROM”, By David H.K. Hoe, 1988, pp. 1-74 (plus appendix).
“Design, Characterization and Modeling of Single Poly EPROM Cells”, By Davie H.K. Hoe et al., p. 85.
“A 9ns, Low Standby Power CMOS PLD with a Single-Poly EPROM Cell”, by Scott Frake et al., 1989 IEEE International Solid-State Circuits Conference, Feb. 17, 1989, pp. 230-231 and 346.
“A microprogrammable processor using single poly EPROM”, By Kenneth J. Schulz et al., Integration, the VLSI journal 8 (1989) pp. 189-199.
“A Single-Poly CMOS Process Merging Analog Capacitors, Bipolar and EPROM Devices”, By T-I Liou et al., 1989 Symposium on VLSI Technology, Digest of Technical Papers, pp. 37-38.
“Cell and Circuit Design for Single-Poly EPROM”, By David H.K. Hoe et al., IEEE Journal of So

Affiliated with

Also associated with

Rating

Programmable clock generator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable clock generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable clock generator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2935681