Programmable clock delay circuit

Details Programmable clock delay circuit Programmable clock delay circuit

2006-09-05

2006-09-05

Cunningham, Terry D. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Having specific delay in producing output waveform

C327S276000, C327S285000

Reexamination Certificate

active

07102407

ABSTRACT:
A delay circuit. The delay circuit includes a first circuit, a falling edge delay circuit and a rising edge delay circuit. The first circuit includes a circuit input for receiving a reference signal and a circuit output for outputting a delayed signal. The falling edge delay circuit is coupled to the first circuit to control delay of a falling edge of the reference signal. The rising edge delay circuit is coupled to the first circuit to control delay of a rising edge of the reference signal.

REFERENCES:
patent: 5097159 (1992-03-01), Seki et al.
patent: 5121014 (1992-06-01), Huang
patent: 5506534 (1996-04-01), Guo et al.
patent: 5852640 (1998-12-01), Kliza et al.
patent: 6052811 (2000-04-01), Ahsuri
patent: 6304124 (2001-10-01), Mizuno
patent: 6388489 (2002-05-01), Fetzer et al.
patent: 6389091 (2002-05-01), Yamaguchi et al.
patent: 6404258 (2002-06-01), Ooishi
patent: 6411150 (2002-06-01), Williams
patent: 6424197 (2002-07-01), Salcedo et al.
patent: 6462597 (2002-10-01), Lee
patent: 6573777 (2003-06-01), Saint-Laurent et al.
patent: 6859082 (2005-02-01), Tang
patent: 6928572 (2005-08-01), Fletcher et al.

Affiliated with

Also associated with

Rating

Programmable clock delay circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable clock delay circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable clock delay circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3556548