Programmable circuit including a latch to store a fuse's state

Details Programmable circuit including a latch to store a fuse's state Programmable circuit including a latch to store a fuse's state

1982-07-16

1985-07-30

Hecker, Stuart N.

Static information storage and retrieval

Read only systems

Fusible

365200, 371 10, G11C 1134, G11C 1700

Patent

active

045326070

ABSTRACT:
A programmable circuit has a fuse element grounded at one end and melted or not melted according to the data to be programmed and a select circuit for selectively producing either of two signals according to "melted" or "not melted" states of the fuse element. The other end of the fuse element is connected through a switching element to the power source terminal, and through a latch circuit to the select circuit. By turning on the switching element at least one time, a level corresponding to a melted state of the fuse element is latched in the latch circuit.

REFERENCES:
patent: 3870901 (1975-03-01), Smith et al.
patent: 3917960 (1975-11-01), Kane
patent: 3950654 (1976-04-01), Broedner et al.
patent: 4196362 (1980-04-01), Maehashi
patent: 4267466 (1981-05-01), Kung et al.
patent: 4281398 (1981-07-01), McKenney et al.
patent: 4300065 (1981-11-01), Remedi et al.
patent: 4346459 (1982-08-01), Sud et al.
patent: 4385245 (1983-05-01), Ulmer
patent: 4399372 (1983-08-01), Tanimoto et al.
patent: 4446534 (1984-05-01), Smith
Kokkenen et al., "Redundancy Techniques for Fast Static RAMs", IEEE International Solid State Circuits Conference, 2-18-81, pp. 80-81.
Boggs et al., "Timing Circuits", IBM Technical Disclosure Bulletin, vol. 9, No. 12, May 1967, pp. 1795-1796.
Sakalay, "Correction of Bad Bits in a Memory Matrix", IBM Technical Disclosure Bulletin, vol. 6, No. 10, Mar. 1964, pp. 1-2.
Evans et al., "Correction of Memory with Defective Bits", IBM Technical Diclosure Bulletin, vol. 7, No. 6, Nov. 1964, pp. 436-437.
Tanimoto et al., German Offenlegungsschrift No. 3047186 believed published Sep. 10, 1981.
Stewart et al., "16K CMOS/SOS Asynchronous Static RAM", IEEE ISSCC, Feb. 15, 1979, 104-106.
Bindels et al., Cost-Effective Yield Improvement in Fault-Tolerant VLSI Memory, IEEE International Solid-State Circuits Conference, pp. 82-83, (Feb. 18, 1981).
Eaton, et al., A 100ns 64K Dynamic RAM using Redundancy Techniques, IEEE International Solid-State Circuits Conference, pp. 84-85, (Feb. 18, 1981).

Affiliated with

Also associated with

Rating

Programmable circuit including a latch to store a fuse's state does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable circuit including a latch to store a fuse's state, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable circuit including a latch to store a fuse's state will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2376793