Programmable boundary between system board memory and slot bus m

Details Programmable boundary between system board memory and slot bus m Programmable boundary between system board memory and slot bus m

1991-02-22

1994-04-12

Dixon, Joseph L.

Boots, shoes, and leggings

364DIG1, 364DIG2, 36518901, 36523002, 36523006, 395400, G06F 1300

Patent

active

053033604

ABSTRACT:
Apparatus for providing a boundary between on-board CPU memory and slot bus (EMS) memory is disclosed. A programmable comparator compares the CPU address with a pre-determined address in order to permit the memory array to be accessed by the CPU address or the EMS register, thus preventing the same memory array from being accessed by both the CPU address and the EMS register.

REFERENCES:
patent: 3725868 (1973-04-01), Malmer, Jr. et al.
patent: 3914747 (1975-10-01), Barnes et al.
patent: 4096571 (1978-06-01), Vander May
patent: 4675808 (1987-06-01), Grinn et al.
patent: 4779191 (1988-10-01), Greenblatt
patent: 4796232 (1989-01-01), House
patent: 4837738 (1989-06-01), Lemay et al.
patent: 4849875 (1989-07-01), Fairman et al.
patent: 4894770 (1990-01-01), Ward et al.
patent: 4926314 (1990-05-01), Dhuey
patent: 4969086 (1990-11-01), Pfeiffer et al.
patent: 4985871 (1991-01-01), Catlin
patent: 5093909 (1992-03-01), Saito

Affiliated with

Also associated with

Rating

Programmable boundary between system board memory and slot bus m does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable boundary between system board memory and slot bus m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable boundary between system board memory and slot bus m will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2106468