Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate
2009-01-30
2011-12-13
Levin, Naum (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
C716S118000, C716S127000
Reexamination Certificate
active
08079007
ABSTRACT:
A programmable analog tile integrated circuit programming tool communicates a power management control characteristic query soliciting control requirement information for a novel power management integrated circuit (PMIC) tile in a multi-tile power management integrated circuit (MTPMIC). The programming tool receives a user response to the query indicating control requirements across a network. The novel PMIC tiles have a pre-defined physical structure including all memory structures required for configuration of each tile and a bus portion. When combined in a multi-tile power management integrated circuit (MTPMIC), the bus portions of the selected tiles automatically form a standardized bus that accommodates all signal communication required for a functioning MTPMIC. The memory structure of each tile is individually addressable via the standardized bus. Thus, in response to control requirements, the programming tool programs a PMIC tile that is part of a MTPMIC to meet the control requirements.
REFERENCES:
patent: 5157618 (1992-10-01), Ravindra et al.
patent: 7024649 (2006-04-01), Collmeyer et al.
patent: 7080265 (2006-07-01), Thaker et al.
patent: 7373629 (2008-05-01), McGrath et al.
patent: 7394445 (2008-07-01), Chapuis et al.
patent: 7412673 (2008-08-01), Duong
patent: 7523430 (2009-04-01), Patel
patent: 7555741 (2009-06-01), Milton et al.
patent: 7581198 (2009-08-01), Huynh et al.
patent: 7595655 (2009-09-01), Hutchings et al.
patent: 7620926 (2009-11-01), Tuan
patent: 7646382 (2010-01-01), Chapuis et al.
patent: 7673157 (2010-03-01), Chapuis et al.
patent: 7804504 (2010-09-01), Agarwal
patent: 7863930 (2011-01-01), Nishioka
patent: 7886261 (2011-02-01), Irving et al.
patent: 7904864 (2011-03-01), Huynh et al.
patent: 7966588 (2011-06-01), Perry et al.
patent: 2004/0199890 (2004-10-01), Segami
patent: 2006/0202714 (2006-09-01), Hoang et al.
patent: 2009/0132987 (2009-05-01), Huynh et al.
patent: 2009/0144688 (2009-06-01), Uchino et al.
patent: 2009/0288056 (2009-11-01), Gitchev et al.
patent: 2009/0315165 (2009-12-01), Huynh et al.
patent: 2009/0319959 (2009-12-01), Huynh et al.
patent: 2009/0319975 (2009-12-01), Huynh et al.
patent: 2010/0199246 (2010-08-01), Huynh et al.
patent: 2010/0199249 (2010-08-01), Huynh et al.
patent: 2010/0199250 (2010-08-01), Huynh et al.
patent: 2010/0199254 (2010-08-01), Huynh et al.
patent: 2010/0281448 (2010-11-01), He
patent: 2010/0325599 (2010-12-01), Perry et al.
Faraday Technology, brochure, “IP Selection Guide”, pub. Jul. 2008, downloaded from Internet Jan. 20, 2009, http://www.faraday-tech.com/downloadDoc/documentation/IPSelectionGuide—FTC-2008-08.pdf.
Grant Matthew A.
Hurtz Gary M.
Huynh Steven
Kunst David J.
Roessig Trey A.
Active-Semi, Inc.
Imperium Patent Works
Levin Naum
Spano Joseph S.
Wallace Darien K.
LandOfFree
Programmable analog tile programming tool does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable analog tile programming tool, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable analog tile programming tool will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4303896