Programable interrupt controller

Details Programable interrupt controller Programable interrupt controller

1992-01-23

1993-11-09

Shaw, Dale M.

G06F 946

Patent

active

052611078

ABSTRACT:
A programmable interrupt controller having a plurality of interrupt request inquest inputs and an interrupt request output for connection to a central processing unit (CPU) includes means for interrupting the CPU over the interrupt request output responsive to an interrupt request from any one of the interrupt request inputs and a priority resolver for assigning a priority position to each of the interrupt request inputs to create an interrupt priority hierarchy. The interrupt controller is programmable such that each interrupt request input may be independently established as responsive to either edge-triggered or level-triggered interrupt requests on a per interrupt basis. An initialization command word register of the interrupt controller has a bit corresponding to each of the interrupt request inputs. Programming each of the bits of the register to one of two states determines whether corresponding interrupt request inputs are edge-sensitive or level-sensitive.

REFERENCES:
patent: 3828325 (1974-08-01), Stafford et al.
patent: 4275458 (1981-06-01), Khera
patent: 4441154 (1983-04-01), McDonough et al.
patent: 4761732 (1988-08-01), Eldumiati et al.
patent: 4805096 (1989-02-01), Crohn
patent: 4823076 (1989-04-01), Haines et al.
patent: 4890219 (1989-12-01), Heath et al.
patent: 4952817 (1990-08-01), Bolan et al.
patent: 5101497 (1992-03-01), Culley et al.
patent: 5133056 (1992-07-01), Miyamori
patent: 5161725 (1992-11-01), Yasui et al.
Eggebrecht L., "Interfacing to the IBM Personal Computer", 1990 pp. 138-143.
U.S. Patent Appln. Ser. No. 07/029,511, filed Mar. 24, 1987.
English abstract of a German technical article re Intel 8259 and KP580 BH59.
Article entitled "68008 .mu.P uses 8259A for interrupts", EDN Feb. 5, 1987 (p. 187).
IBM Technical Disclosure Bulletin, vol. 29, No. 6, Nov. 1986, pp. 2380-2381.
IBM Technical Disclosure Bulletin, vol. 30, No. 6, Nov. 1987, pp. 284-285.
EISA article "Introduction of the Extended Industry Standard Architecture" dated Sep. 13, 1988.
EISA article "Extended Industry Standard Architecture--Technical Synopsis".
Intel document "82350 EISA Compatible Peripheral Chip Set--Technical Overview Presentation".
Press Release Statement for EISA dated Sep. 13, 1988.

Affiliated with

Also associated with

Rating

Programable interrupt controller does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programable interrupt controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programable interrupt controller will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1150270