Program-verify method with different read and verify...

Details Program-verify method with different read and verify... Program-verify method with different read and verify...

2007-06-26

2009-11-17

Le, Thong Q (Department: 2827)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185260, C365S185140, C365S189040

Reexamination Certificate

active

07619931

ABSTRACT:
Methods and devices are disclosed, such methods comprising applying a verify pass-through voltage to unselected select lines of the floating-gate memory array that is greater than a read pass-through voltage applied to the unselected select lines. Other methods involve utilizing a cell current for reading a value from one or more memory cells in program-verify operations that is lower than a cell current for reading value from one or more memory cells in read operations.

REFERENCES:
patent: 6272047 (2001-08-01), Mihnea
patent: 6384045 (2002-05-01), Hua
patent: 6384447 (2002-05-01), Mihnea
patent: 6434045 (2002-08-01), Mihnea
patent: 6445619 (2002-09-01), Mihnea
patent: 6445620 (2002-09-01), Mihnea
patent: 6449189 (2002-09-01), Mihnea
patent: 6563741 (2003-05-01), Mihnea
patent: 6577537 (2003-06-01), Mihnea
patent: 6587376 (2003-07-01), Mihnea
patent: 6795348 (2004-09-01), Mihnea
patent: 6798694 (2004-09-01), Mihnea
patent: 6798699 (2004-09-01), Mihnea
patent: 6873550 (2005-03-01), Mihnea
patent: 7038945 (2006-05-01), Kessenich
patent: 7046557 (2006-05-01), Mihnea
patent: 7057932 (2006-06-01), Mihnea
patent: 7068543 (2006-06-01), Mihnea
patent: 7075831 (2006-07-01), Mihnea
patent: 7075832 (2006-07-01), Mihnea
patent: 7085170 (2006-08-01), Mihnea
patent: 7088619 (2006-08-01), Mihnea
patent: 7099220 (2006-08-01), Mihnea
patent: 7120055 (2006-10-01), Kessenich
patent: 7200048 (2007-04-01), Mihnea
patent: 7203098 (2007-04-01), Mihnea
patent: 7212435 (2007-05-01), Rudeck
patent: 7215571 (2007-05-01), Mihnea
patent: 7215572 (2007-05-01), Mihnea
patent: 2005/0286314 (2005-12-01), Mihnea
patent: 2005/0286315 (2005-12-01), Mihnea
patent: 2006/0007750 (2006-01-01), Mihnea
patent: 2006/0067128 (2006-03-01), Mihnea
patent: 2006/0098495 (2006-05-01), Tran et al.
patent: 2006/0198221 (2006-09-01), Rudeck
patent: 2006/0198222 (2006-09-01), Rudeck
patent: 2007/0014153 (2007-01-01), Gorobets et al.
patent: 2007/0014158 (2007-01-01), Kessenich
patent: 2007/0047314 (2007-03-01), Goda
patent: 2007/0137113 (2007-06-01), Turcot
patent: 2007/0291545 (2007-12-01), Mokhlesi
patent: 2008/0266975 (2008-10-01), Sekar et al.
Micron Technical Note Design and Use Considerations for NAND Flash Memory, TN-29-17: NAND Flash Design and Use Considerations, 2006 Micron Technology, Inc., PDF:09005aef82304877/Source:09005aef82047d2, tn2917.fm Rev. A 8/06 EN.
Makwana & Schroder, A Nonvolatile Memory Overview, found at http://aplawrence.com/Makwana
onvolmem.html.
SST Technical Paper “Reliability Considerations for Reprogammable Nonvolatile Memories”, Nov. 2001, 2002 Silicon Storage Technology, Inc., S72021-00-000 2/02.
Shirota, Topic 222 Flash: NAND Reliability, Memory Division, Semiconductor Company, Toshiba Corporation, Tokyo, Japan.

Affiliated with

Also associated with

Rating

Program-verify method with different read and verify... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Program-verify method with different read and verify..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Program-verify method with different read and verify... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4116827