Program routine vectoring circuit for selectively using either s

Details Program routine vectoring circuit for selectively using either s Program routine vectoring circuit for selectively using either s

1987-09-11

1990-11-06

Williams, Jr., Archie E.

Boots, shoes, and leggings

3642302, 3642315, 36423223, 3642632, 3642706, 3642461, 3642707, 364200, 364242, 3642412, 3642415, 3642371, G06F 946, G06F 930, G06F 1312, G06F 9305

Patent

active

049690906

ABSTRACT:
A program routine vectoring system for use in a data processing system has a central processing unit and input circuitry for receiving interrupt information. The system includes read only memory for storing address information and instructions to be executed by the central processing unit, a signalling circuit for signalling the central processing unit when the input circuitry receives an interrupt request, to cause the central processing unit to retrieve initial address information from the read only memory, a decoder for decoding the retrieved address information supplied by the central processing unit and for producing a first signal if certain address information is supplied, and a second signal if other address information is supplied, and a multiplexer responsive to the first signal for supplying to the read only memory first instruction address information to cause the read only memory to supply to the central processing unit a first address in the read only memory containing instructions for processing the interrupt request, and responsive to the second signal for supplying to the read only memory second instruction address information to cause the read only memory to supply to the central processing unit a second address in the read only memory containing other instructions for processing the interrupt request.

REFERENCES:
patent: 4434460 (1984-02-01), Drakenborn et al.
patent: 4476543 (1984-11-01), Quinones et al.
patent: 4527236 (1985-07-01), Ermolouich
patent: 4646232 (1987-02-01), Chang et al.
patent: 4665501 (1987-05-01), Saldin et al.
patent: 4709329 (1987-11-01), Hecker
patent: 4758950 (1988-07-01), Cruess et al.
patent: 4862354 (1989-08-01), Fiacconi et al.

Affiliated with

Also associated with

Rating

Program routine vectoring circuit for selectively using either s does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Program routine vectoring circuit for selectively using either s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Program routine vectoring circuit for selectively using either s will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1310649