Program controlled processor wherein vector distributor and vect

Details Program controlled processor wherein vector distributor and vect Program controlled processor wherein vector distributor and vect

1994-01-24

1996-05-14

Bowler, Alyssa H.

Boots, shoes, and leggings

395375, 395410, 395427, 36423221, 36493151, 364DIG1, 364DIG2, G06F 15347

Patent

active

055176666

ABSTRACT:
A program controlled processor comprises a scalar processing unit 101 for normal data (=scalar) operations and branch processing, a plurality of vector processing units 102 of identical structure, a vector distributor 103 for distributing input data as block vectors to vector memory 304 in each vector processing unit 102, a vector coupler 104 for coupling the block vectors stored in vector memory 404 in each vector processing unit 102 to provide output vectors, an instruction memory 105 for storing the operations of these circuit blocks as an operating program, a sequencer 106 for sequentially reading the instruction memory 105, and a decoder 107 for interpreting the read instructions and outputting a control signal to each circuit block. The scalar processing unit 101 comprises a scalar bus input enabling the scalar processing unit 101 to refer scalar registers in the vector processing units 102. The program controlled processor has improved data processing performance because parallel vector instructions are operated in parallel in the vector processing units of block data distributed by the vector distributor.

REFERENCES:
patent: 4633389 (1986-12-01), Tanaka et al.
patent: 4722052 (1988-01-01), Scheuneman
patent: 4837730 (1989-06-01), Cook et al.
patent: 4849882 (1989-07-01), Aoyama et al.
patent: 4860245 (1989-08-01), Kinoshita
patent: 4875161 (1989-10-01), Lahti
patent: 4890220 (1989-12-01), Nakagawa et al.
patent: 4964035 (1990-10-01), Aoyama et al.
patent: 5109499 (1992-04-01), Inagami et al.
patent: 5299320 (1994-03-01), Aono et al.
patent: 5367654 (1994-11-01), Furukawa et al.
"An Interleaved Array-Processing Architecture", AFIPS Conference Proceedings Jul. 9, 1984, Jump et al. pp. 93-100.
"The OPSILA Computer", Parallel Algorithms and Architectures, Apr. 14, 1986, Augin and Boeri, pp. 143-153.

Affiliated with

Also associated with

Rating

Program controlled processor wherein vector distributor and vect does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Program controlled processor wherein vector distributor and vect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Program controlled processor wherein vector distributor and vect will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1904716