Program code conversion for program code referring to...

Data processing: software development – installation – and managem – Software program development tool – Translation of code

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C712S032000, C345S559000

Reexamination Certificate

active

07426722

ABSTRACT:
A method of dynamic real time translation of first program code written for a first programmable machine into second program code (target code) for running on a second programmable machine employing run time generation of an intermediate representation of the first program code. Upon first encountering a given portion of program code, only the target code necessary to execute that portion of program code under a prevailing set of entry conditions is initially generated and stored. When the same portion of program code is again encountered, a determination is made as to whether intermediate representation corresponding to a second subsequent set of conditions has been generated. If not, the target code necessary to execute the same portion of program code under that second set of conditions is generated.

REFERENCES:
patent: 4667290 (1987-05-01), Goss et al.
patent: 5119465 (1992-06-01), Jack et al.
patent: 5274820 (1993-12-01), Gillet
patent: 5471633 (1995-11-01), Colwell et al.
patent: 5491821 (1996-02-01), Kilis
patent: 5586323 (1996-12-01), Koizumi et al.
patent: 5613117 (1997-03-01), Davidson et al.
patent: 5642523 (1997-06-01), Sakaue
patent: 5659753 (1997-08-01), Murphy et al.
patent: 5764368 (1998-06-01), Shibaki et al.
patent: 5768593 (1998-06-01), Brown et al.
patent: 5784588 (1998-07-01), Leung
patent: 5805895 (1998-09-01), Breternitz et al.
patent: 5832205 (1998-11-01), Kelly et al.
patent: 5872950 (1999-02-01), Levitan et al.
patent: 5912904 (1999-06-01), Monier
patent: 5930509 (1999-07-01), Yates et al.
patent: 6075942 (2000-06-01), Cartwright, Jr.
patent: 6163790 (2000-12-01), Monier
patent: 6199152 (2001-03-01), Kelly et al.
patent: 6424987 (2002-07-01), Romain et al.
patent: 6820266 (2004-11-01), Minakawa et al.
patent: 2001/0042189 (2001-11-01), Babaian et al.
patent: 2003/0191622 (2003-10-01), Rawsthorne et al.
patent: 0 285 310 (1988-10-01), None
patent: 0 798 636 (1997-10-01), None
patent: 0822485 (1998-02-01), None
patent: WO-98/59292 (1998-12-01), None
Aho, Alfred V; Sethi, Ravi; and Ullman, Jeffrey D “Compiler, Principles. Techniques. and Tools”, Addison-Wesley Publishing Company, 1986. pp. 12, 14, 290-291, 347. 463, 558-559, 528.
Afzal, T., et al., “Motorola PowerPC Migration Tools—Emulation and Translation,” Digest of Papers of the Computer society Computer Conference Compcon, US, Los Alamitos, IEEE Comp. Soc. Press, vol. Conf. 41, Feb. 25-28, 1996 pp. 145-150.
Timmins, LJ., “Techniques for Translating Object Code Into a Reduced Microprocessor Architecture,” Proceedings of the ISMM International Conference. Microcomputer Applications, Feb. 5-7, 1986, pp. 181-184.
Andrews, K. et al., “Migrating a CISC Computer Family onto RISC Via Object Code Translation,” ACM Sigplan Notices, US, Association for Computing Machinery, NY, vol. 27, No. 9, Sep. 1992, pp. 213-222.
ADL-Tabatabai A. R., et al., “Fast Effective Code Generation in a Just-in-Time Java Compiler,” ACM Sigplan Notices, US, Association for Computing Machinery, NY, vol. 33, No. 5, May 1998, pp. 280-290.
“Register Assignment Technique in Computer Emulation,” IBM Technical Disclosure Bulletin.US.IBM. Corp. New York, V. 37, No. 2A, Feb. 1994, p. 157.
Halfhill, T.R.: “Emulation: Risc's Secret Weapon,” Byte, US, McGraw-Hill, Inc. St. Peterbourough, V. 19, No. 4, Apr. 1994, pp. 119-120, 122, 124.
Aho, et al., “Chapter 9: Code Generation,”Compilers- Principles, Techniques, and Tools, 522-584 (1986).
Aho, et al., “Chapter 10: Code Optimization,”Compilers- Principles, Techniques, and Tools, 603-722 (1986).
Witchel, et al., “Embra: Fast and Flexible Machine Simulation,”Sigmetrics, 68-79 (1996).
Franz, Run-time code generation as a central system service, IEEE, May 5-6, 1997, pp. 112-117.
Kuroda et al., A knowledge-based compiler enhancing DSP internal parallelism, IEEE, Jun. 11-14, 1991, pp. 236-239, vol. 1.
Goodwin D.W. et al. “Optimal and Near Optimal Global Register Allocation Using 0-1 Integer Programming.”Software Practice and Experience.Wiley & Sons, Bognor Regis, gB. vol. 26, No. 8. Aug. 1996. pp. 929-965. XP000673808.
European Search Report for European Patent Application No. 03 02 0510 mailed Jul. 19, 2007 C-C.
Cifuentes C. et al. “Assembly to High-Level Language Translation.”IEEE.Nov. 1998. pp. 228-237.
Chyi-Ren, Dow et al. “An Efficient Technique to Remove Transformations [Program Codes].”IEEE.Dec. 1994. pp. 392-397.
Girkar, M. et al. “Automatic Extraction of Functional Parallelism from Ordinary Programs.”IEEE.vol. 3, Issue 2. Mar. 1992. pp. 166-178.
Letovsky, S. “A Program Anti-Compiler.”IEEE.vol. 2. Jan. 1989. pp. 504-512.
Aho et al. Compilers, Principles, Techniques, Mar. 1986.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Program code conversion for program code referring to... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Program code conversion for program code referring to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Program code conversion for program code referring to... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3984596

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.