Program, apparatus and method for verifying program

Details Program, apparatus and method for verifying program Program, apparatus and method for verifying program

2005-09-29

2010-11-30

Dam, Tuan Q (Department: 2192)

Data processing: software development, installation, and managem

Software program development tool

Testing or debugging

C717S104000, C717S128000, C714S037000, C714S038110, C714S049000, C714S051000

Reexamination Certificate

active

07844953

ABSTRACT:
A program, an apparatus and a method verify a program that efficiently verifies a concurrent/parallel program, allowing interactively debugging the current/parallel program. The program causes a computer to execute a detection step that detects the function that has been altered and the function that uses a shared variable influenced by the alteration out of the program to be verified before and after the alteration and also detects the part that is influenced by the alteration, the control structure part and the other parts, a model generation step that generates a model on the basis of the outcome of the detection in the detection step and a verification step that verifies the program to be verified after the alteration by comparing the model of the program to be verified before the alteration and the model of the program to be verified after the alteration.

REFERENCES:
patent: 6067415 (2000-05-01), Uchihira
patent: 6286130 (2001-09-01), Poulsen et al.
patent: 6530079 (2003-03-01), Choi et al.
patent: 6904588 (2005-06-01), Reddy et al.
patent: 7007251 (2006-02-01), Hekmatpour
patent: 7366956 (2008-04-01), Karp et al.
patent: 2004/0015900 (2004-01-01), Kawakatsu
patent: 2004/0181781 (2004-09-01), Tohdo et al.
patent: 2006/0130010 (2006-06-01), Rehof et al.
patent: 2007/0006130 (2007-01-01), Stamler et al.
patent: 4-343140 (1992-11-01), None
patent: 05-341974 (1993-12-01), None
patent: 8-328897 (1996-12-01), None
patent: 09-237191 (1997-09-01), None
Fogel et al., “Open Source Development with CVS, 3rd Edition” published by Paraglyph Press, Inc, 2003, ISBN 1-932111-81-6, pp. 1-368.
Lee et al., Principles and Methods of Testing Finite State Machine—A survey, Proceedings of the IEEE ISSN 0018-9219, vol. 84, 1996, pp. 1-64.
Wayne Wolfe, “FPGA-Based System Design”, Prentice Hall (Slides 25-28) 2004.
National University of Singapore, Hugh Anderson CS5270 Verification of Real Time Systems (slides 16-18) Feb. 2007.
Berard, B., Bidoit, M., Finkel, A., Laroussinie, F., Petit, A., Petrucci, L., Schnoebelen, P. “Systems and Software Verification Model—Checking Techniques and Tools”, Springer-Verlag, 2001.
Japanese Office Action dated Jul. 28, 2009 for corresponding Japanese Patent Application No. 2005-191687.

Affiliated with

Also associated with

Rating

Program, apparatus and method for verifying program does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Program, apparatus and method for verifying program, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Program, apparatus and method for verifying program will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4160942