Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2008-09-12
2010-06-29
Mai, Son L (Department: 2827)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185030, C365S185180
Reexamination Certificate
active
07746704
ABSTRACT:
A system includes an input that receives a control signal and a program module that initializes a nonvolatile multilevel memory cell based on the control signal. The program module initializes the nonvolatile multilevel memory cell by programming the nonvolatile multilevel memory cell to one of S states of the nonvolatile multilevel memory cell, where S is an integer greater than 1. The one of the S states is different than a lowest one of the S states.
REFERENCES:
patent: 6879520 (2005-04-01), Hosono et al.
patent: 7518920 (2009-04-01), Kang
patent: 7596021 (2009-09-01), Choi et al.
patent: 7633802 (2009-12-01), Mokhlesi
patent: 2005/0157552 (2005-07-01), Hemink et al.
patent: 2007/0081388 (2007-04-01), Joo
patent: 2009/0180317 (2009-07-01), Kang et al.
U.S. Appl. No. 11/169,399; “Method and Apparatus Transporting Charges in Semiconductor Device and Semiconductor Memory Device”; Chih-Hsin Wang; filed Jun. 28, 2005; 89 pages.
Tang Qiang
Wang Bo
Wang Chih-Hsin
Mai Son L
Marvell International Ltd.
LandOfFree
Program-and-erase method for multilevel nonvolatile memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Program-and-erase method for multilevel nonvolatile memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Program-and-erase method for multilevel nonvolatile memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4152361