Processors and compiling methods for processors

Details Processors and compiling methods for processors Processors and compiling methods for processors

2002-10-07

2010-06-29

Zhen, Wei Y (Department: 2191)

Data processing: software development, installation, and managem

Software program development tool

Translation of code

C717S152000, C717S153000, C717S154000, C717S155000, C717S156000, C717S157000, C717S159000

Reexamination Certificate

active

07747990

ABSTRACT:
A compiling method compiles an object program to be executed by a processor having a plurality of execution units operable in parallel. A first availability chain is created from a producer instruction (p1) to a first consumer instruction (c1), when the execution of the instruction requires a value produced by the producer instruction. The first availability chain includes at least one move instruction (mv1-mv3) for moving the required value from a first point (20: ARF) accessible by the producer execution unit to a second point (22: DRF) accessible by a first consumer execution unit. When a second consumer instruction (c2), also requiring the same value, is scheduled for execution by an execution unit (23: EXU) other than the first consumer execution unit, at least part of the first availability chain is reused to move the required value to a point (23: DRF) accessible by that other execution unit.

REFERENCES:
patent: 5202975 (1993-04-01), Rasbold et al.
patent: 5230053 (1993-07-01), Zaiki
patent: 5293631 (1994-03-01), Rau et al.
patent: 5307478 (1994-04-01), Rasbold et al.
patent: 5367651 (1994-11-01), Smith et al.
patent: 5379428 (1995-01-01), Belo
patent: 5526499 (1996-06-01), Bernstein et al.
patent: 5557761 (1996-09-01), Chan et al.
patent: 5699537 (1997-12-01), Sharangpani et al.
patent: 5835776 (1998-11-01), Tirumalai et al.
patent: 5930510 (1999-07-01), Beylin et al.
patent: 6016540 (2000-01-01), Zaidi et al.
patent: 6092097 (2000-07-01), Suzuoka
patent: 6240510 (2001-05-01), Yeh et al.
patent: 6334182 (2001-12-01), Merchant et al.
patent: 0 481 615 (1992-04-01), None
patent: 2 355 094 (2001-04-01), None
patent: 2355094 (2001-04-01), None
Lee, et al. “Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine”, 1998, ACM, p. 46-57.
Schuette, et al. “An Instruction-Level Performance Analysis of the Multiflow TRACE 14/300”, 1991, ACM, p. 2-11.
Stotzer, et al. “Modulo Scheduling for the TMS320C6x VLIW DSP Architecture”, 1999, ACM, p. 28-34.
Lapinskii, et al. “High-Quality Operation Binding for Clustered VLIW Datapaths”, 2001, ACM, p. 702-707.
Dagum, et al. “OpenMP: An Industry-Standard API for Shared-Memory Programming”, 1998, IEEE, p. 46-55.
Fernandes et al.; “Distributed Modulo Scheduling”; High-Performance Computer Architecture, 1999. Proceedings. Fifth Int'l. Symposium, Orlando, FL, USA-9-13; Jan. 1999, Los Angeles, CA, IEEE Comput. Soc., Jan. 9, 1999, pp. 130-134.
Gupta et al.; “A Unified Framework for Optimizing Communication in Data-Parallel Programs”; IEEE Trans. on Parallel and Distributed Systems; IEEE, New York, vol. 7, No. 7; Jul. 1, 1996; pp. 689-704.
Kailas et al.; “Cars: A New Code Generation Framework for Clustered ILP Processors”; HPCA. The Seventh Int'l. Symposium on Monterrey Mexico Jan. 19-24, 2001; Los Alamitos, CA, IEEE Comput. Soc., Jan. 19, 2001; pp. 133-143.
Kubota et al.; “A Technique to Eliminate Redundant Inter-Processor Communication on Parallelizing Compiler TINPAR”; Int'l. Journal of Parallel Programming; Penum Press, New York, Vo. 27, No. 2; Apr. 1999; pp. 97-109.
Tang et al.; “Reducing Data Communication Overhead for DOAcross Loop Nests”; Conference proceedings 1994; Int'l. Conference on Supercomputing, Manchester, UK; Jul. 11-15, 1994; ACM Int'l. Conference on Supercomputing, New York, NY; ACM, vol. 8thConf.; Jul. 11, 1994; pp. 44-53.
Fernandes et al.; “A Clustered VLIW Architecture Based on Queue Register Files”; PhD thesis; Edinburgh University; Jan. 1999; pp. 1-171.

Affiliated with

Also associated with

Rating

Processors and compiling methods for processors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processors and compiling methods for processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processors and compiling methods for processors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4168372