Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2007-05-08
2007-05-08
Pham, Chi (Department: 2616)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
Reexamination Certificate
active
10085771
ABSTRACT:
A processor includes scheduling circuitry and a priority computation element associated with the scheduling circuitry. The scheduling circuitry schedules data blocks for transmission from a plurality of transmission elements, in accordance with a transmission priority established by the priority computation element. The priority computation element, which may be implemented as a script processor, is operative to determine a transmission priority for one or more constituent transmission elements in a specified group of such transmission elements. The group of transmission elements corresponds to a first level of an n-level hierarchy of transmission elements, with the constituent transmission elements corresponding to at least one lower level of the n-level hierarchy of transmission elements. The transmission priority is preferably made adjustable under software control so as to facilitate the maintenance of a desired service level for one or more of the transmission elements.
REFERENCES:
patent: 5140419 (1992-08-01), Galumbeck et al.
patent: 5455948 (1995-10-01), Poole et al.
patent: 5694554 (1997-12-01), Kawabata et al.
patent: 5712851 (1998-01-01), Nguyen et al.
patent: 5889763 (1999-03-01), Boland et al.
patent: 6011775 (2000-01-01), Bonomi et al.
patent: 6011798 (2000-01-01), McAlpine
patent: 6069878 (2000-05-01), Christensen
patent: 6072784 (2000-06-01), Agrawal et al.
patent: 6374405 (2002-04-01), Willard
patent: 6377583 (2002-04-01), Lyles et al.
patent: 6389019 (2002-05-01), Fan et al.
patent: 6414963 (2002-07-01), Gemar
patent: 6477144 (2002-11-01), Morris et al.
patent: 6483839 (2002-11-01), Gemar et al.
patent: 6526062 (2003-02-01), Milliken et al.
patent: 6535512 (2003-03-01), Daniel et al.
patent: 6603766 (2003-08-01), Zifroni et al.
patent: 6661774 (2003-12-01), Lauffenburger et al.
patent: 6667977 (2003-12-01), Ono
patent: 6721325 (2004-04-01), Duckering et al.
patent: 6735207 (2004-05-01), Prasad et al.
patent: 2002/0080721 (2002-06-01), Tobagi et al.
patent: 2002/0122403 (2002-09-01), Hashem et al.
patent: 2002/0142780 (2002-10-01), Airy et al.
patent: 2002/0159411 (2002-10-01), Airy et al.
patent: 2003/0021228 (2003-01-01), Nakano et al.
patent: 2003/0046414 (2003-03-01), Pettyjohn et al.
patent: 2003/0081624 (2003-05-01), Aggarwal et al.
patent: 2005/0050543 (2005-03-01), Ogus et al.
Kramer David B.
Sonnier David P.
Agere Systems Inc.
Jones Prenell
Pham Chi
LandOfFree
Processor with software-controlled programmable service levels does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor with software-controlled programmable service levels, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor with software-controlled programmable service levels will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3722507