Processor with reduced memory requirements for high-speed...

Multiplex communications – Pathfinding or routing – Switching a message which includes an address header

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C709S238000, C370S392000

Reexamination Certificate

active

07113518

ABSTRACT:
A network processor or other type of processor includes a packet analyzer and first memory circuitry operatively coupled to the packet analyzer. The packet analyzer is operative to at least partially analyze one or more packets received by the processor in order to determine for a given one of the packets a portion of the packet to be stored in the first memory circuitry. The portion of the given packet when stored in the first memory circuitry is thereby made accessible for subsequent processing within the processor, without requiring access to second memory circuitry associated with the processor and configured to store substantially the entire given packet. The packet analyzer may be configured to utilize a value stored in a register of the processor to determine the portion of the given packet to be stored in the first memory circuitry. The register may be one of a number of registers which implement a look-up table accessible to the packet analyzer. The look-up table includes multiple entries, each having packet categorizing information, such as port number or packet flow identifier, and an associated number of blocks of the packet to be stored in the first memory circuitry. The value stored in a given one of the registers may be dynamically updatable under control of a host device operatively coupled to the processor.

REFERENCES:
patent: 5271000 (1993-12-01), Engbersen et al.
patent: 5915127 (1999-06-01), Ogawa et al.
patent: 6032190 (2000-02-01), Bremer et al.
patent: 6160809 (2000-12-01), Adiletta et al.
patent: 6223305 (2001-04-01), Simmons et al.
patent: 6263396 (2001-07-01), Cottle et al.
patent: 6369855 (2002-04-01), Chauvel et al.
patent: 6438145 (2002-08-01), Movshovich et al.
patent: 6915480 (2005-07-01), Calle et al.
patent: 6947931 (2005-09-01), Bass et al.
patent: 2002/0009079 (2002-01-01), Jungck et al.
patent: 2002/0065938 (2002-05-01), Jungck et al.
patent: 2002/0152440 (2002-10-01), Yona et al.
patent: 2002/0196737 (2002-12-01), Bullard

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Processor with reduced memory requirements for high-speed... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor with reduced memory requirements for high-speed..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor with reduced memory requirements for high-speed... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3601070

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.