Electrical computers and digital processing systems: processing – Processing architecture – Distributed processing system
Reexamination Certificate
2005-08-30
2005-08-30
Eng, David Y. (Department: 2155)
Electrical computers and digital processing systems: processing
Processing architecture
Distributed processing system
Reexamination Certificate
active
06938147
ABSTRACT:
A processor reduces wasted cycle time resulting from stalling and idling, and increases the proportion of execution time, by supporting and implementing both vertical multithreading and horizontal multithreading. Vertical multithreading permits overlapping or “hiding” of cache miss wait times. In vertical multithreading, multiple hardware threads share the same processor pipeline. A hardware thread is typically a process, a lightweight process, a native thread, or the like in an operating system that supports multithreading. Horizontal multithreading increases parallelism within the processor circuit structure, for example within a single integrated circuit die that makes up a single-chip processor. To further increase system parallelism in some processor embodiments, multiple processor cores are formed in a single die. Advances in on-chip multiprocessor horizontal threading are gained as processor core sizes are reduced through technological advancements.
REFERENCES:
patent: 5361337 (1994-11-01), Okin
patent: 5404469 (1995-04-01), Chung et al.
patent: 5452452 (1995-09-01), Gaetner et al.
patent: 5513130 (1996-04-01), Redmond
patent: 5584023 (1996-12-01), Hsu
patent: 5692193 (1997-11-01), Jagannathan et al.
patent: 5704054 (1997-12-01), Bhattacharya
patent: 5721868 (1998-02-01), Yung et al.
patent: 5724565 (1998-03-01), Dubey et al.
patent: 5742806 (1998-04-01), Reiner et al.
patent: 5752027 (1998-05-01), Familiar
patent: 5761285 (1998-06-01), Stent
patent: 5778247 (1998-07-01), Tremblay
patent: 5809415 (1998-09-01), Rossmann
patent: 5828880 (1998-10-01), Hanko
patent: 5861761 (1999-01-01), Kean
patent: 5875461 (1999-02-01), Lindholm
patent: 5881277 (1999-03-01), Bondi et al.
patent: 5890008 (1999-03-01), Panwar et al.
patent: 5909695 (1999-06-01), Wong et al.
patent: 5913925 (1999-06-01), Kahle et al.
patent: 5933627 (1999-08-01), Parady
patent: 5953530 (1999-09-01), Rishi et al.
patent: 6463527 (2002-10-01), Vishkin
Berekovic, M. et al.: “An Algorithm-Hardware-System Approach to VLIW Multimedia Processors” Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, Kluwer Academic Publishers, Dordrecht, NL, vol. 20, no 1/02, Oct. 1, 1998, pp. 163-179, XP000786735, ISSN: 0922-5773.
Byrd, G. et al.: “Multithreaded Processor Architectures” IEEE Spectrum, IEEE Inc. New York, US, vol. 32, no. 8, Aug. 1, 1995, pp. 38-46, XP000524885, ISSN: 0018-9235.
Fillo, M. et al.: “The M-Machine Multicomputer” Ann Arbor, Nov. 29-Dec. 1, 1995, Los Alamitos, IEEE Comp. Soc. Press, US, vol. SYMP. 28, Nov. 29, 1995, pp. 146-156, XP000585356, ISBN: 0-8186-7349-4.
Gulati, M. et al.: “Performance Study of a Multithreaded Superscalar Microprocessor” Proceedings. International Symposium on High-Performance Computer Architecture, 1996, XP000572068.
Horel, T. et al.: “UltraSPARC-III: Designing Third-Generation 64-Bit Performance” IEEE Micro, US, IEEE Inc. New York, vol. 19, no. 3, May 1999, pp. 73-85, XP000832022, ISSN: 0272-1732.
Tullsen, D. M. et al.: “Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor” Computer Architecture News, Association for Computing Machinery, New York, US, vol. 24, no. 2, May 1, 1996, pp. 191-202, XP000592185, ISSN: 0163-5964.
Tremblay et al., “A Three Dimensional Register File for Superscalar Processors”, Jan. 1995, pp. 191-201, Proceedings of the 28th Annual Hawaii International Conference on Systems Sciences.
Chamdani Joseph I.
Joy William N.
Lauterbach Gary
Tremblay Marc
Eng David Y.
Zagorin O'Brien Graham LLP
LandOfFree
Processor with multiple-thread, vertically-threaded pipeline does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor with multiple-thread, vertically-threaded pipeline, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor with multiple-thread, vertically-threaded pipeline will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3444022