Electrical computers and digital processing systems: multicomput – Computer network managing
Reexamination Certificate
2006-05-09
2006-05-09
Vaughn, Jr., William C. (Department: 2143)
Electrical computers and digital processing systems: multicomput
Computer network managing
C709S245000
Reexamination Certificate
active
07043544
ABSTRACT:
A network processor or other type of processor includes classification circuitry and memory circuitry coupled to the classification circuitry. The memory circuitry is configured to store at least a portion of at least a given one of a number of packets to be processed by the classification circuitry. The classification circuitry implements a non-sequential packet classification process for at least a subset of the packets including the given packet. For example, in an embodiment in which the given packet is generated in accordance with multiple embedded protocols, the non-sequential packet classification process allows the processor to return from a given point within the packet, at which a final one of the protocols is identified, to a beginning of the packet, through the use of a “skip to beginning” instruction. The skip to beginning instruction may be configured to allow the processor to skip back to a particular bit, e.g., a first bit, of the given packet at a time during the classification process after which the particular bit has been processed, such that multiple passes of the classification process can be performed on the given packet. The processor may be configured as a network processor integrated circuit to provide an interface between a network from which the packet is received and a switch fabric in a router or switch.
REFERENCES:
patent: 6157955 (2000-12-01), Narad et al.
patent: 6381242 (2002-04-01), Maher et al.
patent: 6587463 (2003-07-01), Hebb et al.
patent: 6775284 (2004-08-01), Calvignac et al.
patent: 6907468 (2005-06-01), Moberg et al.
Wirbel, Loring; “Packet Classifier Race Heats Up”; Mar. 6, 2000; Electronic Engineering Times; p. 53.
Borg, N.; “Efficient Multi-Field Packet Classification for QoS Purposes”; 1999; Seventh International Workshop on Quality of Service; IWQoS '99; p. 109-118.
Ji et al., “Fast IP Packet Classification with Configurable Processor”.
Iyer et al., “ClassiPI: An Architecture for Fast and Flexible Packet Classification”, Mar. 2001.
Baker William E.
Calle Mauricio
Kirk James T.
McDaniel Betty A.
Agere Systems Inc.
Vaughn, Jr. William C.
LandOfFree
Processor with multiple-pass non-sequential packet... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor with multiple-pass non-sequential packet..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor with multiple-pass non-sequential packet... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3622687