Multiplex communications – Communication over free space – Combining or distributing information via time channels
Reexamination Certificate
2007-05-29
2007-05-29
Pham, Chi (Department: 2616)
Multiplex communications
Communication over free space
Combining or distributing information via time channels
C370S395400
Reexamination Certificate
active
10085223
ABSTRACT:
A processor includes scheduling circuitry for scheduling data blocks for transmission from a plurality of transmission elements. The scheduling circuitry has at least one time slot table accessible thereto, and is configured for utilization of the time slot table in scheduling the data blocks for transmission. The time slot table includes a plurality of locations, with each of the locations corresponding to a transmission time slot and being configurable for storing identifiers of at least two of the transmission elements. In an illustrative embodiment, a given one of the locations in the time slot table stores in a first portion thereof an identifier of a first one of the transmission elements that has requested transmission of a block of data in the corresponding time slot, and stores in a second portion thereof an identifier of a second one of the transmission elements that has requested transmission of a block of data in the corresponding time slot. Furthermore, additional transmission elements generating colliding requests for the given location can be linked between the first and second transmission elements using a linking mechanism. The use of multi-entry time slot table locations to accommodate collisions between transmission element requests considerably facilitates the maintenance of desired traffic shaping requirements.
REFERENCES:
patent: 5694554 (1997-12-01), Kawabata et al.
patent: 5712851 (1998-01-01), Nguyen et al.
patent: 5889763 (1999-03-01), Boland et al.
patent: 6011775 (2000-01-01), Bonomi et al.
patent: 6011798 (2000-01-01), McAlpine
patent: 6028599 (2000-02-01), Yuen et al.
patent: 6069878 (2000-05-01), Christensen
patent: 6374405 (2002-04-01), Willard
patent: 6377583 (2002-04-01), Lyles et al.
patent: 6389019 (2002-05-01), Fan et al.
patent: 6414963 (2002-07-01), Gemar
patent: 6477144 (2002-11-01), Morris et al.
patent: 6483839 (2002-11-01), Gemar et al.
patent: 6526062 (2003-02-01), Milliken et al.
patent: 6535512 (2003-03-01), Daniel et al.
patent: 6603766 (2003-08-01), Zifroni et al.
patent: 6661774 (2003-12-01), Lauffenburger et al.
patent: 6667977 (2003-12-01), Ono
patent: 6721325 (2004-04-01), Duckering et al.
patent: 6735207 (2004-05-01), Prasad et al.
patent: 2002/0080721 (2002-06-01), Tobagi et al.
patent: 2002/0122403 (2002-09-01), Hashem et al.
patent: 2002/0142780 (2002-10-01), Airy et al.
patent: 2002/0159411 (2002-10-01), Airy et al.
patent: 2003/0021228 (2003-01-01), Nakano et al.
patent: 2003/0046414 (2003-03-01), Pettyjohn et al.
patent: 2003/0081624 (2003-05-01), Aggarwal et al.
patent: 2005/0050543 (2005-03-01), Ogus et al.
Kramer David B.
Sonnier David P.
Zsohar Leslie
Agere Systems Inc.
Jones Prenell
Pham Chi
LandOfFree
Processor with dynamic table-based scheduling using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor with dynamic table-based scheduling using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor with dynamic table-based scheduling using... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3811959