Processor system with cache-based software breakpoints

Details Processor system with cache-based software breakpoints Processor system with cache-based software breakpoints

2007-11-13

2007-11-13

An, Meng-Al T. (Department: 2193)

Data processing: software development, installation, and managem

Software program development tool

Testing or debugging

C717S124000, C717S130000, C712S227000

Reexamination Certificate

active

10241400

ABSTRACT:
Techniques are disclosed for implementing software breakpoints in a processor system having at least one processor coupled to a main memory and associated with an instruction cache. A breakpoint code is inserted at a particular location in the instruction cache of at least a given one of the processors, and a control indicator associated with the particular location is set to a first state which allows the breakpoint code to be returned to the given processor from the instruction cache in response to a first fetch request directed to a corresponding address. Subsequently, the control indicator associated with the particular location is set to a second state which directs that a second fetch request to the corresponding address be serviced from the main memory. The control indicator state is then changed again after a determination has been made, from the control indicator having been set to the second state, that the second fetch request to the corresponding address will be serviced from the main memory.

REFERENCES:
patent: 5493664 (1996-02-01), Doi
patent: 5699551 (1997-12-01), Taylor et al.
patent: 5724505 (1998-03-01), Argade et al.
patent: 5889981 (1999-03-01), Betker et al.
patent: 6052774 (2000-04-01), Segars et al.
patent: 6092186 (2000-07-01), Betker et al.
patent: 6223266 (2001-04-01), Sartore
patent: 6256775 (2001-07-01), Flynn
patent: 6505309 (2003-01-01), Okabayashi et al.
patent: 6567839 (2003-05-01), Borkenhagen et al.
patent: 6681384 (2004-01-01), Bates et al.
patent: 6691308 (2004-02-01), Kasper
patent: 6934937 (2005-08-01), Johnson et al.
patent: 2002/0100020 (2002-07-01), Hunter et al.
patent: 2002/0100024 (2002-07-01), Hunter et al.
patent: 2002/0152330 (2002-10-01), Casper et al.
patent: 2002/0174415 (2002-11-01), Hines
patent: 2003/0014736 (2003-01-01), Nguyen et al.
patent: 2003/0074650 (2003-04-01), Akgul et al.
patent: 2004/0111707 (2004-06-01), Bliss et al.
patent: 2004/0205747 (2004-10-01), Bernstein et al.
patent: 2005/0086650 (2005-04-01), Yates et al.
patent: 2005/0188358 (2005-08-01), Johnson et al.
patent: 470574 (1992-02-01), None
Stewart et al., “Non-Stop Monitoring and Debugging on Shared-Memory Multiprocessors,” 1997.
U.S. Appl. No. 10/072,529, filed Feb. 8, 2002, M.R. Betker et al., “Multiprocessor System with Cache-Based Software Breakpoints.”

Affiliated with

Also associated with

Rating

Processor system with cache-based software breakpoints does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor system with cache-based software breakpoints, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor system with cache-based software breakpoints will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3891047