Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
2008-07-01
2008-07-01
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
C712S031000, C712S225000
Reexamination Certificate
active
11172601
ABSTRACT:
A processor system includes a main processor having registers and an instruction decode control unit, and a coprocessor. When the main processor performs an operation in accordance with an instruction, the registers store data to be used for the operation and data obtained by the operation, and the control unit sequentially decodes an instruction, and performs a control based on the instruction. When decoding a coprocessor operation instruction to request the coprocessor to perform an operation, which includes operands designating a type of an operation to be performed by the coprocessor, a first register storing data to be used for the operation, and a second register to store data obtained by the operation, the control unit requests the coprocessor to perform the designated type of operation by using a content in the first register, and causes the second register to store a result of the operation.
REFERENCES:
patent: 4715013 (1987-12-01), MacGregor et al.
patent: 4914578 (1990-04-01), MacGregor et al.
patent: 5892965 (1999-04-01), Miura et al.
patent: 6032247 (2000-02-01), Asghar et al.
patent: 6223274 (2001-04-01), Catthoor et al.
patent: 6247113 (2001-06-01), Jaggar
patent: 6434689 (2002-08-01), Fleck et al.
patent: 6532530 (2003-03-01), Kim et al.
patent: 6671793 (2003-12-01), Swaney et al.
patent: 6826717 (2004-11-01), Draper et al.
patent: 2002/0178350 (2002-11-01), Chung et al.
patent: 2003/0093648 (2003-05-01), Moyer
patent: 2004/0024988 (2004-02-01), Chauvel et al.
patent: 2004/0030862 (2004-02-01), Paver et al.
patent: 2004/0227763 (2004-11-01), Wichman et al.
patent: 2005/0033938 (2005-02-01), Davis et al.
Kiyohara Tokuzo
Maeda Masaki
Morishita Hiroyuki
Tanaka Takeshi
Chan Eddie P
Partridge William B
LandOfFree
Processor system with an improved instruction decode control... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor system with an improved instruction decode control..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor system with an improved instruction decode control... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3934002