Patent
1996-10-02
1999-04-20
Teska, Kevin J.
395653, 395705, 395708, G06F 1750
Patent
active
058965211
ABSTRACT:
The present invention provides a processor synthesis system and a processor synthesis method which enable a designer to synthesize a CPU that does not depend on a specific process technology and has the bit width customized to the requirements of the specific application. The processor synthesis method according to the present invention comprises steps of generating and outputting processor definition information to define a CPU based on primary parameters entered by the designer; generating a compiler and an assembler for generating an instruction code for the CPU defined by the processor definition information; and executing simulation using the instruction code output by the generated compiler and the assembler so as to facilitate optimization of the designed CPU and reduce development costs.
REFERENCES:
patent: 4922432 (1990-05-01), Kobayashi et al.
patent: 5197016 (1993-03-01), Sugimoto et al.
patent: 5247668 (1993-09-01), Smith et al.
patent: 5274793 (1993-12-01), Kuroda et al.
patent: 5410719 (1995-04-01), Shackleford
patent: 5493508 (1996-02-01), Dangelo et al.
patent: 5541850 (1996-07-01), Vander Zanden et al.
patent: 5613152 (1997-03-01), Van Meerbergen et al.
Article entitled "Copmputer Architecture--A Quantitative Approach", David A. Patterson and John L. Hennessy, Nikkei BP Corporation, Dec. 25, 1992.
"Observations on the Implementation of a Codesign Workbench PEAS-III for ASIP Design-Classification and Parameterizaytion of CPU Architectures," Kenji Kataoka et al., The Insitute of Electronics Information and Communication Engineers, Technical Report of IEICE, vol. 95, No. 421, Dec. 15, 1995.
"Proposal of a Codesign Workbench PEAS-III for ASIP Design," Akichika Shiomi et al., The Information Processing Society of Japan, Technical Report of IPSJ, vol. 95, No. 72, Jul. 20, 1995.
Livingston, B., Of Dentists and Disk Drives, PC-Computing, vol. 7, No. 7, (Jul. 1994), pp. 182-183.
Payne et al., "An ASIC Engine Compiler For Digital Signal Processing", IEEE, 1991, pp. 792-795.
Okushi Etsuko
Shackleford J. Barry
Yasuda Mitsuhiro
Mitsubishi Denki & Kabushiki Kaisha
Phan Thai
Teska Kevin J.
LandOfFree
Processor synthesis system and processor synthesis method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor synthesis system and processor synthesis method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor synthesis system and processor synthesis method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2254670