Excavating
Patent
1996-01-05
1998-12-15
Le, Dieu-Minh
Excavating
39518203, 39518507, 395308, 371 211, G06F 1100, G06F 1316
Patent
active
058505130
ABSTRACT:
A central processing module (CPM) uses a data path array interface connecting dual system busses to a main memory module and I/O module. A maintenance controller in the CPM manages a programmable array logic unit controller to read out microcode words in the main memory module to verify their accuracy by comparison with an original data base of microcode words in a flash memory which was earlier pre-loaded from a maintenance subsystem. A high speed auxiliary data bus controlled by the programmable array logic controller, provides a high speed transfer channel for moving the main memory words to the maintenance controller which can then institute a verification procedure for each memory word.
REFERENCES:
patent: 4403282 (1983-09-01), Holberger et al.
patent: 4471427 (1984-09-01), Harris
patent: 5459850 (1995-10-01), Clay et al.
patent: 5495573 (1996-02-01), Datwyler et al.
patent: 5509127 (1996-04-01), Datwyler et al.
patent: 5537609 (1996-07-01), Whittaker et al.
patent: 5553249 (1996-09-01), Datwyler et al.
patent: 5574883 (1996-11-01), Freeman
patent: 5581741 (1996-12-01), Clark et al.
patent: 5596738 (1997-01-01), Pope
patent: 5706424 (1998-01-01), Whittaker et al.
patent: 5737567 (1998-04-01), Whittaker et al.
Jeppesen, III James Henry
Whittaker Bruce Ernest
Kozak Alfred W.
Le Dieu-Minh
Petersen Steven R.
Starr Mark T.
Unisys Corporation
LandOfFree
Processor path emulation system providing fast readout and verif does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor path emulation system providing fast readout and verif, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor path emulation system providing fast readout and verif will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1464022