Classifying – separating – and assorting solids – Sorting special items – and certain methods and apparatus for... – Condition responsive means controls separating means
Reexamination Certificate
2000-06-28
2002-04-02
Walsh, Donald P. (Department: 3653)
Classifying, separating, and assorting solids
Sorting special items, and certain methods and apparatus for...
Condition responsive means controls separating means
C324S1540PB
Reexamination Certificate
active
06365859
ABSTRACT:
TECHNICAL FIELD
The present invention relates in general to testing an integrated circuit (IC) or processor chip using the system board for a PC or a workstation and an Automatic Test Equipment (ATE) tester.
BACKGROUND INFORMATION
ICs and in particular processor ICs are produced in very high volume. Many processors have a maximum operating frequency as one of the key parameters for assessing the processor's performance and therefore its price point. Processors, which are manufactured in a complementary metal oxide silicon (CMOS) topology, have a maximum operating frequency that is dependent on power supply voltage, operating temperature, packaging method and the system environment in which it is used. Most processor ICs are specified with a maximum operating frequency at a maximum operating temperature and a minimum power supply voltage. Of course users of the processors expect that the performance is guaranteed in a system environment comprising a system mother board, system power supply and corresponding operating environment with its noise levels and other system variables. Automatic Test Equipment (ATE) systems are manufactured to aid the IC vendors in testing large numbers of ICs. These ATE systems are characterized by their ability to be adjusted for a variety of ICs, thus they have the ability to vary parameters important to an IC's operation. These ATE systems, however, do not replicate a system operation environment and in fact may produce a more ideal environment, for example lower noise, better clock signals, and better power supply regulation. These ATE systems, however, are designed to test a high volume of ICs and to provide flexibility in programming test variables. Because of this there is a need for a method that allows ATE test system variables to be set that will correlate closely with corresponding desired system operation limits so high volume testing will allow ICs to be more accurately sorted into system operation classes.
SUMMARY OF THE INVENTION
Test data is acquired on a set of ICs using both an ATE test system and a system test motherboard. The data acquired on the ATE is different from the data acquired on the system test motherboard. Three key parameters, operating frequency, operating temperature, and operating power supply voltage, are used to create sets of parametric data for each IC in a sampled set of ICs. During a test only one parameter is varied and the other two are held fixed; the variable parameter is adjusted until the IC fails. Multiple two parameter graphs of the parametric data for the sample set of ICs are plotted using one parameter from the ATE tester and another from the system test motherboard. The slope or numerical derivative is calculated to generate conversion factors. During a manufacturing cycle, all the production ICs are tested on the ATE tester as part of the production test to determine a single operational parameter limit with the two other parameters held fixed. The conversion factors are then used to normalize the production test data enabling the production ICs to be sorted into different operational classes or bins. These operating classes may be at a different frequency, temperature and voltage from the test points used in the actual ATE production tests.
The foregoing has outlined rather broadly the features and technical advantages of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of the invention will be described hereinafter which form the subject of the claims of the invention.
REFERENCES:
patent: 4084131 (1978-04-01), Matthey
patent: 4639664 (1987-01-01), Chiu et al.
patent: 4698587 (1987-10-01), Burns et al.
patent: 5513152 (1996-04-01), Cabaniss
patent: 5516024 (1996-05-01), Rasp et al.
patent: 5543727 (1996-08-01), Bushard et al.
patent: 5574853 (1996-11-01), Barch et al.
patent: 5592496 (1997-01-01), Shimizu et al.
patent: 5625288 (1997-04-01), Snyder et al.
patent: 5952821 (1999-09-01), Gillette
patent: 6005408 (1999-12-01), Gillette
patent: 6140832 (2000-10-01), Vu et al.
patent: 6175246 (2001-01-01), Statovici et al.
patent: 6192495 (2001-02-01), Totorica et al.
patent: 6313652 (2001-11-01), Maeng
patent: 6326800 (2001-12-01), Kirihata
Marquis Terry
Yi John
Advanced Micro Devices
Kordzik Kelly K.
Schlak Daniel K
Walsh Donald P.
Winstead Sechrest & Minick P.C.
LandOfFree
Processor IC performance metric does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor IC performance metric, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor IC performance metric will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2910947