Computer graphics processing and selective visual display system – Computer graphics processing – Graphic manipulation
Reexamination Certificate
2007-07-10
2007-07-10
Tung, Kee M. (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphics processing
Graphic manipulation
Reexamination Certificate
active
09364786
ABSTRACT:
A processor having a compare extension of an instruction set architecture which incorporates a set of high performance floating point operations. The instruction set architecture incorporates a variety of data formats including single precision and double precision data formats, as well as the paired-single data format that allows two simultaneous operations on a pair of operands. The extension includes instructions directed to a magnitude compare of floating point numbers and conversions between a pair of 32-bit fixed point integers and paired-single floating point format.
REFERENCES:
patent: 4511990 (1985-04-01), Hagiwara et al.
patent: 4839846 (1989-06-01), Hirose et al.
patent: 4866652 (1989-09-01), Chu et al.
patent: 4879676 (1989-11-01), Hansen
patent: 4967375 (1990-10-01), Pelham et al.
patent: 4999789 (1991-03-01), Fiasconaro
patent: 5025407 (1991-06-01), Gulley et al.
patent: 5038313 (1991-08-01), Kojima
patent: 5159665 (1992-10-01), Priem et al.
patent: 5185713 (1993-02-01), Kobunaya
patent: 5206823 (1993-04-01), Hesson
patent: 5220524 (1993-06-01), Hesson
patent: 5257216 (1993-10-01), Sweedler
patent: 5278949 (1994-01-01), Thayer
patent: 5341321 (1994-08-01), Karp et al.
patent: 5367650 (1994-11-01), Sharangpani et al.
patent: 5392228 (1995-02-01), Burgess et al.
patent: 5420966 (1995-05-01), Silverbrook
patent: 5420971 (1995-05-01), Westerink et al.
patent: 5428716 (1995-06-01), Brokenshire et al.
patent: 5444838 (1995-08-01), Kommrusch et al.
patent: 5511016 (1996-04-01), Bechade
patent: 5517438 (1996-05-01), Dao-Trong et al.
patent: 5530663 (1996-06-01), Garcia et al.
patent: 5550767 (1996-08-01), Taborn et al.
patent: 5550768 (1996-08-01), Ogilvie et al.
patent: 5553015 (1996-09-01), Elliott et al.
patent: 5602769 (1997-02-01), Yu et al.
patent: 5619198 (1997-04-01), Blackham et al.
patent: 5631859 (1997-05-01), Markstein et al.
patent: 5652875 (1997-07-01), Taylor
patent: 5671170 (1997-09-01), Markstein et al.
patent: 5671401 (1997-09-01), Harrell
patent: 5701442 (1997-12-01), Ronen
patent: 5720019 (1998-02-01), Koss et al.
patent: 5726927 (1998-03-01), Wolrich et al.
patent: 5729724 (1998-03-01), Sharangpani et al.
patent: 5757321 (1998-05-01), Billyard
patent: 5767859 (1998-06-01), Rossin et al.
patent: 5768170 (1998-06-01), Smith
patent: 5774709 (1998-06-01), Worrell
patent: 5777625 (1998-07-01), Rossin
patent: 5790827 (1998-08-01), Leung
patent: 5793661 (1998-08-01), Dulong et al.
patent: 5805486 (1998-09-01), Sharangpani
patent: 5809294 (1998-09-01), Ando
patent: 5815695 (1998-09-01), James et al.
patent: 5847979 (1998-12-01), Wong et al.
patent: 5848269 (1998-12-01), Hara
patent: 5852443 (1998-12-01), Kenworthy
patent: 5852726 (1998-12-01), Lin et al.
patent: 5862066 (1999-01-01), Rossin et al.
patent: 5867682 (1999-02-01), Witt et al.
patent: 5880983 (1999-03-01), Elliott et al.
patent: 5880984 (1999-03-01), Burchfiel et al.
patent: 5889690 (1999-03-01), Arakawa
patent: 5892698 (1999-04-01), Naffziger
patent: 5923577 (1999-07-01), Wong et al.
patent: 5928316 (1999-07-01), Wong et al.
patent: 5953241 (1999-09-01), Hansen et al.
patent: 5977987 (1999-11-01), Duluk, Jr.
patent: 5982380 (1999-11-01), Inoue et al.
patent: 5990904 (1999-11-01), Griffin
patent: 5995122 (1999-11-01), Hsieh et al.
patent: 5996066 (1999-11-01), Yung
patent: 5999960 (1999-12-01), Gerwig et al.
patent: 6035316 (2000-03-01), Peleg et al.
patent: 6052129 (2000-04-01), Fowler et al.
patent: 6065115 (2000-05-01), Sharangpani et al.
patent: 6169554 (2001-01-01), Deering
patent: 6175370 (2001-01-01), Kunimatsu
patent: 6175907 (2001-01-01), Elliott et al.
patent: 6199089 (2001-03-01), Mansingh
patent: 6249798 (2001-06-01), Golliver et al.
patent: 6275838 (2001-08-01), Blomgren et al.
patent: 6298365 (2001-10-01), Dubey et al.
patent: 6401108 (2002-06-01), Van Nguyen
patent: 6414683 (2002-07-01), Gueziec
patent: 6426746 (2002-07-01), Hsieh et al.
patent: 6510446 (2003-01-01), Fukagawa
patent: 6581087 (2003-06-01), Inoue et al.
patent: 6714197 (2004-03-01), Thekkath et al.
patent: 6732259 (2004-05-01), Thekkath et al.
patent: 2001175880 (1999-12-01), None
Higakl et al.; A 2.5 GFLOPS 6.5 Million Polygons Per Second 4-Way VLIW Geometry Processor with SIMD Instructions and A Software Bypass Mechanism; Nakahara-ku, Kawasaki, Japan.
Advanced Micro Devices, Inc.; 3D NOW! Technology Manual; 1998.
Motorola Inc.; Altivec Technology Programming Environments Manual; May, 1998.
Heinrich, Joe,MIPS R4000 Microprocessor Users's Manual, Second Edition, MIPS Technologies, 1994, pp. 154-155, 157, 159, 161, 168, 170-171, B-9, B-10, B-13, B-17, B-19, B-21, B-23, B-27, B-38, B-40 and B-62 (19 pages total). Note: The page count of this document was cited to us as listed here in an International Search Report from MIPS PCT application.
AltiVec™ Technology Programming Environments Manual, Preliminary REV 0.2, May 1998, pp. 4-16 thru 4-19 (4 pages total).
American National Standards Institute, An American National Standard—IEEE Standard for Binary Floating-Point Arithmetic, (IEEE Std 754-1985) , New York, New York, © 1985, pp. I-vi and 1-14.
3DNOW!™ Technology Manual, Advanced Micro Devices, 1998, pp. I-x and 1-62 (72 pages total).
TMS32010 User's Guide, Texas Instruments, 1983, p. 1183.
Copy of International Search Report for PCT Application No. PCT/US00/03900, 6 pages, Mailed Jul. 20, 2000.
Higaki, N. et al., “A 2.5 GFLOPS 6.5 Million Polygons per Second 4-Way VLIW Geometry Processor with SIMD Instructions and Software Bypass Mechanism,”1999 IEEE International Solid-State Circuits Conference, IEEE, 11 pages (publication date unknown, conference dates: Feb. 15-17, 1999).
Hughes, J.K.,PL/I Programming, John Wiley & Sons, pp. 5, 15, 16, 74, 75, 188, 189, 327, 411-416, 423, 423, 424, 689 and 690 (1973).
Ito, M. et al., “Efficient Initial Approximation for Multiplicative Division and Square Root by a Multiplication with Operand Modification,”IEEE Transactions on Computers, IEEE, vol. 46, No. 4, pp. 495-498 (Apr. 1997).
Kubosawa, H. et al., “A 2.5-GFLOPS, 6.5 Million Polygons per Second, Four-Way VLIW Geometry Processor with SIMD Instructions and Software Bypass Mechanism,”IEEE Journal of Solid-State Circuits, IEEE, vol. 34, No. 11, pp. 1619-1626 (Nov. 1999) (appears to correspond to document AR1, Hikagi, N. et al.).
“MIPS Extension for Digital Media with 3D,” MIPS Technologies, Inc., pp. 1-26 (Mar. 1997).
“MIPS IV Instruction Set,” Revision 3.2, MIPS Technologies, Inc., pp. B-21, B-22, B-26, B-28, B38, B-39, B-40, B-41, B-42, B-47, B-48, B-49, B-55, B-95, B-96 (Sep. 1995).
“MIPS V Instruction Set,” Revision 1.0, MIPS Technologies, Inc., pp. B-1—B-37 (1996).
Sweetman, D.,See MIPS Run, Morgan Kaufmann Publishers, Inc., ISBN 1-55860-410-3, pp. vii-xiv, 149-173, and 201-242 (1999).
MIPS IV Instruction Set(R10000), Revision 3.2, MIPS Technologies, Inc., entire publication submitted (Sep. 1995).
MIPS RISC Architecture—Vol. I—Introduction to the ISA, MIPS Technologies, Inc., entire publication submitted (Aug. 1998).
MIPS RISC Architecture—Vol. II—The Instruction Set, MIPS Technologies, Inc., entire publication submitted (Aug. 1998).
Kubosawa, H. et al., “Four-way VLIW Geometry Processor for 3D Graphics Applications,”FUJITSU Sci. Tech. J., 36, 1, pp. 39-47 (Jun. 2000) (manuscript received Dec. 1, 1999).
Thekkath et al., “An Architecture Extension for Efficient Geometry Processing,” slides 1-23, presented at Hot Chips 11, A Symposium of High-Performance Chips, Stanford Univ. (Aug. 1999) (submitted for conference review Jul. 14, 1999).
Uhler, M., “Optimizing Game Applications for the MIPS RISC Architecture,”Computer Game Developer's Conference, San Jose, CA, 14 pages (Mar. 1999) (submitted for conference review on Feb. 12, 1999).
Uhler, M., “Optimizing Game Applications for the MIPS RISC Architecture,”Computer Game Developer's Conference, San Jose, CA, slides 1-22 (Mar. 1999).
AltiVec™ Technology Fact Sheet, Motorola,
Harrell Chandlee B.
Ho Ying-wai
Thekkath Radhika
Uhler G. Michael
Amini J.
MIPS Technologies Inc.
Sterne Kessler Goldstein & Fox P.L.L.C.
Tung Kee M.
LandOfFree
Processor having a compare extension of an instruction set... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor having a compare extension of an instruction set..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor having a compare extension of an instruction set... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3769454